# **Copyright Warning & Restrictions**

The copyright law of the United States (Title 17, United States Code) governs the making of photocopies or other reproductions of copyrighted material.

Under certain conditions specified in the law, libraries and archives are authorized to furnish a photocopy or other reproduction. One of these specified conditions is that the photocopy or reproduction is not to be "used for any purpose other than private study, scholarship, or research." If a, user makes a request for, or later uses, a photocopy or reproduction for purposes in excess of "fair use" that user may be liable for copyright infringement,

This institution reserves the right to refuse to accept a copying order if, in its judgment, fulfillment of the order would involve violation of copyright law.

Please Note: The author retains the copyright while the New Jersey Institute of Technology reserves the right to distribute this thesis or dissertation

Printing note: If you do not wish to print this page, then select "Pages from: first page # to: last page #" on the print dialog screen



The Van Houten library has removed some of the personal information and all signatures from the approval page and biographical sketches of theses and dissertations in order to protect the identity of NJIT graduates and faculty.

#### ABSTRACT

#### ELECTRICAL CHARACTERIZATION OF HIGH-K GATE DIELECTRICS FOR ADVANCED CMOS GATE STACKS

#### by Yi Ming Ding

The oxide/substrate interface quality and the dielectric quality of metal oxide semiconductor (MOS) gate stack structures are critical to future CMOS technology. As  $SiO_2$  was replaced by the high-k dielectric to further equivalent oxide thickness (EOT), high mobility substrates like Ge have attracted increasing in replacing Si substrate to further enhance devices performance. Precise control of the interface between high-k and the semiconductor substrate is the key of the high performance of future transistor. In this study, traditional electrical characterization methods are used on these novel MOS devices, prepared by advanced atomic layer deposition (ALD) process and with pre and post treatment by plasma generated by slot plane antenna (SPA).

MOS capacitors with a TiN metal gate/3 nm HfAlO/0.5 nm SiO<sub>2</sub>/Si stacks were fabricated by different Al concentration, and different post deposition treatments. A simple approach is incorporated to correct the error, introduced by the series resistance  $(R_s)$  associated with the substrate and metal contact. The interface state density  $(D_{it})$ , calculated by conductance method, suggests that  $D_{it}$  is dependent on the crystalline structure of hafnium aluminum oxide film. The amorphous structure has the lowest  $D_{it}$ whereas crystallized HfO<sub>2</sub> has the highest  $D_{it}$ .

Subsequently, the dry and wet processed interface layers for three different p type Ge/ALD 1nm-Al<sub>2</sub>O<sub>3</sub>/ALD 3.5nm-ZrO<sub>2</sub>/ALD TiN gate stacks are studied at low temperatures by capacitance-voltage (CV), conductance-voltage (GV) measurement and

deep level transient spectroscopy (DLTS). Prior to high-k deposition, the interface is treated by three different approaches (i) simple chemical oxidation (Chemox); (ii) chemical oxide removal (COR) followed by 1 nm oxide by slot-plane-antenna (SPA) plasma (COR&SPAO<sub>x</sub>); and (iii) COR followed by vapor  $O_3$  treatment (COR&O<sub>3</sub>). Room temperature measurement indicates that superior results are observed for slot-plane-plasma-oxidation processed samples.

The reliability of TiN/ZrO<sub>2</sub>/Al<sub>2</sub>O<sub>3</sub>/p-Ge gate stacks is studied by time dependent dielectric breakdown (TDDB). High-k dielectric is subjected to the different slot plane antenna oxidation (SPAO) processes, namely, (i) before high-k ALD (Atomic Layer Deposition), (ii) between high-k ALD, and (iii) after high-k ALD. High-k layer and interface states are improved due to the formation of GeO<sub>2</sub> by SPAO when SPAO is processed after high-k. GeO<sub>2</sub> at the interface can be degraded easily by substrate electron injection. When SPAO is processed between high-k layers, a better immunity of interface to degradation was observed under stress.

To further evaluate the high-k dielectrics and how EOT impacts on noise mechanism time zero 1/f noise is characterized on thick and thin oxide FinFET transistors, respectively. The extracted noise models suggest that as a function of temperatures and bias conditions the flicker noise mechanism tends to be carrier number fluctuation model (McWhorter model). Furthermore, the noise mechanism tends to be mobility fluctuation model (Hooge model) when EOT reduces.

## ELECTRICAL CHARACTERIZATION OF HIGH-K GATE DIELECTRICS FOR ADVANCED CMOS GATE STACKS

by Yi Ming Ding

A Dissertation Submitted to the Faculty of New Jersey Institute of Technology in Partial Fulfillment of the Requirements for the Degree of Doctor of Philosophy in Electrical Engineering

**Department of Electrical and Computer Engineering** 

August 2016

Copyright © 2016 by Yi Ming Ding

ALL RIGHTS RESERVED

•

# **APPROVAL PAGE**

## ELECTRICAL CHARACTERIZATION OF HIGH-K GATE DIELECTRICS FOR **ADVANCED CMOS GATE STACKS**

# Yi Ming Ding

Dr. Durgamadhab Misra, Dissertation Advisor Professor of Electrical and Computer Engineering, NJIT	Date
Dr. Leonid Tsybeskov, Committee Member	Date
Professor of Electrical and Computer Engineering, NJIT	
Dr. Marek Sosnowski, Committee Member	Date
Professor of Electrical and Computer Engineering, NJIT	
Dr. Alan E. Delahov, Committee Member	Date
Research Professor of Physics, NJIT	2
Dr. Duruch othomon Svininger Committee Member	Data
Member of Technical Staff, Globalfoundries	Date
Dr. Kandabara Tapily, Committee Member Senior Engineering, Tokyo Electron Limited	Date
Senior Engineering, Tokyo Election Ennited	

#### **BIOGRAPHICAL SKETCH**

Author: Yi Ming Ding

Degree: Doctor of Philosophy

Date: August 2016

#### **Undergraduate and Graduate Education:**

- Doctor of Philosophy in Electrical Engineering, New Jersey Institute of Technology, Newark, NJ, 2016
- Master of Science in Electrical Engineering, New Jersey Institute of Technology, Newark, NJ, 2014
- Bachelor of Engineering in Measurement Technology and Instrument, Nanjing University of Science and Technology, Nanjing, P. R. China, 2011

Major: Electrical Engineering

#### **Presentations and Publications:**

- Y. M. Ding, D. Misra, M. N. Bhuyian, K. Tapily, R. D. Clark, S. Consiglio, et al., "Electrical Characterization of Dry and Wet Processed Interface Layer in Ge/high-k Devices," J. Vac. Sci. Technol. B, vol. 34, p. 021203 2016.
- Y. M. Ding, and D. Misra, "Oxide Structure-Dependent Interfacial Layer Defects of HfAlO/SiO<sub>2</sub>/Si Stack Analyzed by Conductance Method," J. Vac. Sci. Technol. B, vol. 33, p. 021203, 2014.
- Y. Ding, D. Misra, M. N. Bhuyiana, K. Tapily, R. D. Clarkb, S. Consigliob, et al., "Electrical Characterization of Dry and Wet Processed Interface Layer in Ge/high-k Devices," in ECS Trans., Pheonix, AZ, 2015, p. 313.
- Y. M. Ding and D. Misra, "Oxide Structure-Dependent Interfacial Layer Defects of HfAlO/SiO<sub>2</sub>/Si Stack Analyzed by Conductance Method," in *ECS Trans.*, Chicago, US, 2015, p. 245.

- S. Mukhopadhyay, S. Mitra, Y. M. Ding, K. L. Ganapathi, D. Misra, N. Bhat, *et al.*, "Effect of Post Plasma Oxidation on Ge Gate Stacks Interface Formation," in *ECS Trans.*, Sandiego, US, 2016, p. 303.
- D. Misra, M. N. Bhuyian, and Y. M. Ding, "Dielectric-Semiconductor Interface for highk Gate Dielectrics for Sub-16 nm CMOS Technology," in *IEEE EDSSC*, Singapore, 2015, p. 95.
- Y. M. Ding, Z. Chen, D. Misra, A. E. Delahoy, G. E. Georghiou, X. Cao, *et al.*, "Spatial-Sensitive Feature of DLTS and Application in CdS/CdTe Solar Cells," in *EUPVSEC*, Hamburg, 2015, p. 3.49.
- Y. M. Ding, Z. Chen, X. Tan, D. Misra, A. E. Delahoy, and K. K. Chin, "Detection of Electron Emission as DLTS Signal in CdTe Solar Cells," submitted to *J. Appl. Phys.*
- Y. M. Ding, D. Misra, K. Tapily, R. D. Clark, S. Consiglio, C. S. Wajda, and G. J. Leusink, "Impact of Slot Plane Antenna Annealing on Carrier Transport Mechanism and Reliability on ZrO<sub>2</sub>/Al<sub>2</sub>O<sub>3</sub>/Ge Gate Stack" in preparation.
- Y. M. Ding, D. Misra, and P. Srinivasan, "Flicker Noise Mechanism on Thick and Thin Oxide FinFET" in preparation.

感谢我的父母和激励过我的人 To my parents and those encouraged me

#### ACKNOWLEDGMENT

I would like to express my sincere appreciation to my dissertation and academic advisor, Dr. Durgamadhab Misra. It's his effort, which brings me to the door of semiconductor characterization. Under his guidance, I have not only gained the knowledge but also professional communication skills. Besides, I would like to thank my committee members who gave me valuable suggestion during the research, Dr. Leonid Tsybeskov, Dr. Marek Sosnowski, Dr. Alan E. Delahoy, Dr. Purushothaman Srinivasan and Dr. Kandabara Tapily.

I would like to also thank Dr. Kandabara Tapily, Dr. Robert Clark, Dr. Steve Consiglio, Cory Wajda, Dr. Gert Leusink and other researchers of TEL Technology Center, America, LLC, Albany, NY, for supplying devices used in this research and sponsorship for this research.

During my research study, I spent a great deal of time with my colleagues, and they also assisted me with my work when it was necessary. They are, but no limited to: Dr. Md Nasir Uddin Bhuyian, Dr. Zi Meng Cheng, Dr. Xue Hai Tan, Peter Paliwoda, Sromana Mukhopadhyay and Shilpa, Mitra.

Finally, I have to express my love to my parents, who encouraged me to achieve a Ph. D degree. Without their encouragement and support, I could not have achieved this.

vii

# **TABLE OF CONTENTS**

Cl	hapte	r	Page
1	INT	RODUCTION	1
	1.1	Motivation and Objectives	5
	1.2	Proposal Organization	6
2	LIT ON	ERATURE REVIEW: HIGH-K MATERIAL AND ITS APPLICATION Si/Ge SUBSTRATE	8
	2.1	Requirement of High-k and the Necessary Property of Implementation	8
		2.1.1 Permittivity, Bandgap, and Band Alignment to Silicon	10
		2.1.2 Thermodynamic Stability	11
		2.1.3 Film Morphology and Deposition Method	12
		2.1.4 Interface Quality and Bulk Defects	13
		2.1.5 Gate Compatibility and Process Compatibility	15
	2.2	Interfacial Layer Scavenging	17
	2.3	High-k Application on Ge Channel	22
3	MO CHA	S CAPACITOR DEVICE MODELLING AND ELECTRICAL ARACTERIZATION METHOD	28
	3.1	MOS Capacitor Device Modeling	28
	3.2	Electrical Characterization Method	36
		3.2.1 Low Frequency CV	36
		3.2.2 CV Hysteresis	38
		3.2.3 Conductance Method	40
		3.2.4 Deep Level Transient Spectroscopy (DLTS)	44

# TABLE OF CONTENTS (Continued)

C	hapte	r		Page
		3.2.5	Flicker Noise	48
		3.2.6	IV Temperature Dependence	51
		3.2.7	Time Dependent Dielectric Breakdown (TDDB)	52
4	OX OF	IDE ST HfAlO/	TRUCTURE-DEPENDENT INTERFACIAL LAYER DEFECTS 'SiO <sub>2</sub> /Si STACK ANALYZED BY CONDUCTANCE METHOD	55
	4.1	Resea	rch Motivation for Al Doped HfO <sub>2</sub> as High-k Dielectrics	55
	4.2	Devic	e Information and Experimental Procedure	58
	4.3	CV, G	V, EOT, Dielectric Constant, Leakage Current Density, $D_{it}$ and $V_{FB}$	62
	4.4	Discu	ssion on the Role of Aluminum in HfO <sub>2</sub>	69
5	ELE INT	ECTRIC ERFAC	CAL CHARACTERIZATION OF DRY AND WET PROCESSED CE LAYER IN Ge/HIGH-K DEVICES	78
	5.1	Resea	rch Motivation for Interface Treatment of High-k/Ge	78
	5.2	Devic	e Information and Experimental Procedure	80
	5.3	EOT, Estim	$V_{\rm FB}$ , $N_{\rm A}$ , Low Temperature CV, Surface Potential and $D_{\rm it}$ ation	82
	5.4	Resul	ts and Discussion	89
		5.4.1	Impact of Interface Treatment	89
		5.4.2	Deep Level Transient Spectroscopy (DLTS)	92
		5.4.3	I-V Characteristics	95
		5.4.4	Evidence of Edge Capacitance in Pseudo-Accumulation Region	96
	5.5	Concl	usion	97

# TABLE OF CONTENTS (Continued)

Cl	napte	r	Page
6	IMP TRA GAT	ACT OF SLOT PLANE ANTENNA ANNEALING ON CARRIER ANSPORT MECHANISM AND RELIABILITY ON ZrO <sub>2</sub> /Al <sub>2</sub> O <sub>3</sub> /Ge	98
	6.1	Research Motivation of SPAO on High-k Layer	98
	6.2	Device Information and Experimental Procedure	99
	6.3	Carrier Transport Mechanism	101
	6.4	Time Dependent Dielectric Breakdown Performance	108
	6.5	Conclusion	113
7	FLI	CKER NOISE MECHANISM ON THICK AND THIN OXIDE FINFET	114
	7.1	Motivation of Noise Model Study on FinFET	114
	7.2	Device Information and Measurement Method	116
	7.3	Results and Discussion	117
		7.3.1 Bias Dependence of Flicker Noise	117
		7.3.2 Short and Long Channel Effect on Flicker Noise	118
		7.3.3 Noise Model Extraction at Room Temperature	119
		7.3.4 Temperature Effect on Flicker Noise Model	121
		7.3.5 Planar Structure VS FinFET	126
	7.4	Conclusion	128
8	SUN	IMARY AND FUTURE WORK	129
	8.1	Summary	129
	8.2	Future Work	132

# TABLE OF CONTENTS (Continued)

Chapter	Page
REFERENCES	133

# LIST OF TABLES

Tab	le	Page
2.1	Comparison of Relevant Properties for High-k Candidates	10
2.2	Material Characteristics of Alternative Channel Materials for Ge and Si	24
4.1	List of Process Information of 13 HfAlO Samples	62
4.2	List of Results of 13 HfAlO Samples	68
5.1	Estimated EOT, $V_{\text{FB}}$ , $D_{\text{it}}$ , and $J_{\text{g}}$ Information for Three Samples	83
5.2	Arrhenius Plot Fitting Results	94
6.1	EOT, $V_{\text{FB}}$ , $D_{\text{it}}$ , and Interfacial Layer Type for Three Samples	99
6.2	Transport Mechanisms are Summarized for Both GEI and SEI Mode	107
7.1	Information of Devices Under Test	116
8.1	Comparison of Characterization Method for <i>D</i> <sub>it</sub>	130

# **LIST OF FIGURES**

Figu	re	Page
1.1	Comparison of ITRS 2007 and 2008 Update for the trends of printed (resist) and physical gate lengths	2
1.2	2011 ITRS "Equivalent Scaling" process technologies timing, overall roadmap technology characteristics (ORTC) MPU/High-performance ASIC half pitch and gate length trends and timing, and industry "Nodes".	2
1.3	Schematic of ALD process. (a) Substrate surface has natural functionalization or is treated to functionalize the surface. (b) Precursor A is pulsed and reacts with surface. (c) Excess precursor and reaction by-products are purged with inert carrier gas. (d) Precursor B is pulsed and reacts with surface. (e) Excess precursor and reaction by-products are purged with inert carrier gas. (f) Steps 2–5 are repeated until the desired material thickness is achieved.	2
2.1	Trend of EOT of the gate insulator for various versions of ITRS	Ç
2.2	Static dielectric constant versus band gap for candidate gate oxides	1
2.3	TEM image of crystallization in $HfO_2/SiO_2$ dielectrics with (a) 40% $HfO_2$ and (b) 80%	12
2.4	(a) TEM cross section of a high-k/metal gate stack where the BIL (bottom interfacial layer) was removed by post anneal technique (b) High field electron mobility degradation as a function of EOT from literature data. The mobility values are taken at at $E_{eff} = 1 \text{ MV/cm}$ .	14
2.5	Electron mobility in devices with high-k gate oxides	1:
2.6	Energy diagrams of threshold voltages for nMOS and pMOS devices using (a) midgap metal gates and (b) dual metal gates	10
2.7	EWF change with anneal temperature. Four different compositions of Al based n-metals deposited on thin TiN layer followed by barrier layer and Al-fill.	1′
2.8	Schematic of metal high-k gate stack	18

<ol> <li>Bright field micrograph of the gate stack from STEM. The interface to Si/HfO<sub>2</sub> shows a weak contrast. Al and Si were found by EELS above TiN. Inset: Schematic gate stack structure and Al scavenging process. During silicidation Al distributes uniformly into poly-Si. In between NiSi and TiN, SiO<sub>x</sub> and AlO<sub>x</sub> accumulation is found.</li> <li>Schematics of direct and remote scavenging techniques in the literature</li> <li>Schottky barrier heights obtained experimentally for various metals with different vacuum work-functions. In case of Ge, the Fermi-level is strongly pinned near the valence band edge.</li> <li>Schematic showing the effect of annealing on ZrO<sub>2</sub>/Ge gate stack (a, b) and HfO<sub>2</sub>/Ge gate stack (c, d), before (a, c) and after (b, d) annealing at 500°C. HfGe<sub>2</sub> in (d) is speculation and has not been observed.</li> <li>(a) Cross section of a MOS capacitor. (b) Energy-band diagram of the MOS capacitor showing the energy barrier between metal and SiO<sub>2</sub> and between silicon and SiO<sub>2</sub>. The metal is aluminum and the silicon is p-type.</li> <li>(a) Electrical field configuration in the SiO<sub>2</sub> and silicon surface calculated from Equations (3.1-3.5) as function of x. (b) Potential distribution in the SiO<sub>2</sub> and the silicon surface calculated from Equations (3.1-3.5) corresponding to the electric field configuration in (a).</li> <li>Cross section of a MOS capacitor showing a simple equivalent circuit. The capacitor labeled C<sub>s</sub> is shown variable to denote its bias dependence.</li> <li>To illustrate the operation of a MOS capacitor, capacitance as a function of bias, and the corresponding energy-band diagrams are shown in accumulation, depletion, inversion, and at flabands. Energy values E<sub>e</sub> and E<sub>v</sub> are the conduction and valence band edges, respectively.</li> <li>Equivalent circuits for conductance measurements; (a) MOS-C with interface trap time constant τ<sub>it</sub> = R<sub>itCit</sub>, (b) simplified circuit of (a), (c) measured circuit, (d) including series r<sub>s</sub> resistan</li></ol>	Page
<ul> <li>2.10 Schematics of direct and remote scavenging techniques in the literature</li> <li>2.11 Schottky barrier heights obtained experimentally for various metals with different vacuum work-functions. In case of Ge, the Fermi-level is strongly pinned near the valence band edge</li></ul>	to N. 1g N, 19
<ul> <li>2.11 Schottky barrier heights obtained experimentally for various metals with different vacuum work-functions. In case of Ge, the Fermi-level is strongly pinned near the valence band edge.</li> <li>2.12 Schematic showing the effect of annealing on ZrO<sub>2</sub>/Ge gate stack (a, b) and HfO<sub>2</sub>/Ge gate stack (c, d), before (a, c) and after (b, d) annealing at 500°C. HfGe<sub>2</sub> in (d) is speculation and has not been observed.</li> <li>3.1 (a) Cross section of a MOS capacitor. (b) Energy-band diagram of the MOS capacitor showing the energy barrier between metal and SiO<sub>2</sub> and between silicon and SiO<sub>2</sub>. The metal is aluminum and the silicon is p-type.</li> <li>3.2 (a) Electrical field configuration in the SiO<sub>2</sub> and silicon surface calculated from Equations (3.1-3.5) as function of x. (b) Potential distribution in the SiO<sub>2</sub> and the silicon surface calculated from Equations (3.1-3.5) corresponding to the electric field configuration in (a).</li> <li>3.3 Cross section of a MOS capacitor showing a simple equivalent circuit. The capacitor labeled C<sub>s</sub> is shown variable to denote its bias dependence.</li> <li>3.4 To illustrate the operation of a MOS capacitor, capacitance as a function of bias, and the corresponding energy-band diagrams are shown in accumulation, depletion, inversion, and at flatbands. Energy values E<sub>c</sub> and E<sub>v</sub> are the conduction and valence band edges, respectively.</li> <li>3.5 Equivalent circuits for conductance measurements; (a) MOS-C with interface trap time constant τ<sub>it</sub> = R<sub>it</sub>C<sub>it</sub>, (b) simplified circuit of (a), (c) measured circuit, (d) including series r<sub>s</sub> resistance and tunnel conductance Gr<sub>b</sub> capacitance are C<sub>1</sub></li> </ul>	21
<ul> <li>2.12 Schematic showing the effect of annealing on ZrO<sub>2</sub>/Ge gate stack (a, b) and HfO<sub>2</sub>/Ge gate stack (c, d), before (a, c) and after (b, d) annealing at 500°C. HfGe<sub>2</sub> in (d) is speculation and has not been observed</li></ul>	th ly 25
<ul> <li>3.1 (a) Cross section of a MOS capacitor. (b) Energy-band diagram of the MOS capacitor showing the energy barrier between metal and SiO<sub>2</sub> and between silicon and SiO<sub>2</sub>. The metal is aluminum and the silicon is p-type</li></ul>	nd C. 26
<ul> <li>3.2 (a) Electrical field configuration in the SiO<sub>2</sub> and silicon surface calculated from Equations (3.1-3.5) as function of x. (b) Potential distribution in the SiO<sub>2</sub> and the silicon surface calculated from Equations (3.1-3.5) corresponding to the electric field configuration in (a)</li> <li>3.3 Cross section of a MOS capacitor showing a simple equivalent circuit. The capacitor labeled C<sub>s</sub> is shown variable to denote its bias dependence</li> <li>3.4 To illustrate the operation of a MOS capacitor, capacitance as a function of bias, and the corresponding energy-band diagrams are shown in accumulation, depletion, inversion, and at flatbands. Energy values E<sub>c</sub> and E<sub>v</sub> are the conduction and valence band edges, respectively</li> <li>3.5 Equivalent circuits for conductance measurements; (a) MOS-C with interface trap time constant τ<sub>it</sub> = R<sub>it</sub>C<sub>it</sub>, (b) simplified circuit of (a), (c) measured circuit, (d) including series r<sub>s</sub> resistance and tunnel conductance G<sub>t</sub>, capacitance and reistance from border trap C<sub>BT</sub>, R<sub>it</sub>, capacitance from side of measured area C<sub>t</sub></li> </ul>	oS en is 29
<ul> <li>3.3 Cross section of a MOS capacitor showing a simple equivalent circuit. The capacitor labeled C<sub>s</sub> is shown variable to denote its bias dependence</li> <li>3.4 To illustrate the operation of a MOS capacitor, capacitance as a function of bias, and the corresponding energy-band diagrams are shown in accumulation, depletion, inversion, and at flatbands. Energy values E<sub>c</sub> and E<sub>v</sub> are the conduction and valence band edges, respectively</li> <li>3.5 Equivalent circuits for conductance measurements; (a) MOS-C with interface trap time constant τ<sub>it</sub> = R<sub>it</sub>C<sub>it</sub>, (b) simplified circuit of (a), (c) measured circuit, (d) including series r<sub>s</sub> resistance and tunnel conductance G<sub>t</sub>, capacitance and reistance from border trap C<sub>BT</sub>, R<sub>it</sub>, capacitance from side of measured area C<sub>t</sub></li> </ul>	ed ne 5) 32
<ul> <li>3.4 To illustrate the operation of a MOS capacitor, capacitance as a function of bias, and the corresponding energy-band diagrams are shown in accumulation, depletion, inversion, and at flatbands. Energy values <i>E</i><sub>c</sub> and <i>E</i><sub>v</sub> are the conduction and valence band edges, respectively</li> <li>3.5 Equivalent circuits for conductance measurements; (a) MOS-C with interface trap time constant τ<sub>it</sub> = <i>R</i><sub>it</sub>C<sub>it</sub>, (b) simplified circuit of (a), (c) measured circuit, (d) including series r<sub>s</sub> resistance and tunnel conductance <i>G</i><sub>t</sub>, capacitance and reistance from border trap <i>C</i><sub>BT</sub>, <i>R</i><sub>it</sub>, capacitance from side of measured area <i>C</i><sub>t</sub></li> </ul>	ne 33
3.5 Equivalent circuits for conductance measurements; (a) MOS-C with interface trap time constant $\tau_{it} = R_{it}C_{it}$ , (b) simplified circuit of (a), (c) measured circuit, (d) including series $r_s$ resistance and tunnel conductance $G_t$ , capacitance and reistance from border trap $C_{BT}$ , $R_{it}$ , capacitance from side of measured area $C_t$	of in nd 35
cupucitance from side of measured area $e_L$	th l), el $R_{it},$ 36

Figur	e	Page
3.6	Low frequency method applied on HfAlO/Si devices. $D_{it}$ is calculated in the range where the pointer indicates (depletion region). The dispersion in the negative range (accumulation region) is due to border traps	38
3.7	CV hysteresis are taken by sweep voltage from accumulation to inversion, and sweep back immediately	39
3.8	dI/dV is the derivative from DC measurement of IV characteristics. This conductance is due to tunneling current. Small conductance signal is due to both tunneling current and interface states. When frequency is low enough, it converges to dI/dV	42
3.9	(a) MOS-C model with the interface trap time constant ( $\tau_{it} = R_{it}C_{it}$ ), where $C_{ox}$ is the oxide capacitance, $C_s$ is the substrate capacitance, $R_{it}$ and $C_{it}$ are the interface defects induced resistance and capacitance, respectively. (b) Simplified circuit of (a), $C_p$ and $G_p$ are the equivalent capacitance and conductance in the substrate. (c) Circuit used for measurement after the correction, $G_c$ is the corrected conductance and $C_c$ is the corrected capacitance.	43
3.10	Screen shot of Labview program for <i>D</i> <sub>it</sub> measuremrent	44
3.11	Two voltages, namely $V_a$ and $V_b$ , are alternatively applied on the gate stack. Capacitance was sampled at two different time $t_1$ and $t_2$ after voltage was returned to $V_a$ . Normally, an observation of increased capacitance will happen if there is majority carrier emission from the traps at the interface.	45
3.12	Band diagram at two different bias conditions for p type substrate are plotted for both MOS structure (SiO <sub>2</sub> /p type Si) and PN junction (n type CdS/p type CdTe): (a) MOS structure, bias voltage = 0 V, (b) MOS structure, bias voltage = $-0.5$ V (voltage difference between Si and SiO <sub>2</sub> );	46
3.13	Implementation of the rate window concept with a double boxcar integrator. The output is the average difference of the capacitance amplitudes at sampling times $t_1$ and $t_2$	48
3.14	Carriers in channel are trapped and detraped from dielectric	49

Figur	re	Page
3.15	To illustrate source of noise, McWhorter model is based carrier number fluctuation, and Hooge model is based on mobility fluctuation. Unified model correlated them by surface scattering process	50
4.1	Schematic of the $HfO_2$ - $Al_2O_3$ phase diagram, the symbols represent the crystalline phases identified by electron diffraction in the films with different amounts of $Al_2O_3$ after annealing at 1400 °C	57
4.2	Typical MOS structure in this study. (a) cap structure, (b) sandwich structure.	59
4.3	Steps calculating $C_c$ , $G_c$ and $D_{it}$	61
4.4	Capacitance data of the sample fabricated by depositing 10 cycles of HfAlO as a cap layer on the 30 cycles of HfO (T3-A2.4%), where the corrected capacitance. $C_c$ , show less frequency dispersion as compared to the measured capacitance, $C_m$ . Inset figure is the corresponding band diagram when gate voltage equals to -1 V.	63
4.5	Conductance data of the sample fabricated by depositing 10 cycles of HfAlO as a cap layer on the 30 cycles of HfO (T3-A2.4%), where the corrected conductance, $G_c$ in the accumulation region is much smaller than in the depletion region. However, the measured conductance, $G_m$ , show frequency dispersion in the accumulation region. Inset figure is the corresponding band diagram when gate voltage equals to -0.5 V	64
4.6	$\frac{G_{\rm p}}{\omega}$ is plotted by sweeping both frequency and gate voltage. The inset shows band diagram. $E_{\rm c}$ , $E_{\rm i}$ , $E_{\rm F}$ and $E_{\rm v}$ are the conduction band, intrinsic level, Fermi-level and valence band, respectively	66
4.7	The corrected conductance $(G_c)$ values of 13 different samples are plotted as a function of gate voltage	66
4.8	Leakage current density measured at gate voltage ( $V_{\rm FB}$ -1 V). The results of 13 samples which were annealed at the temperatures 680 °C and 800 °C, are plotted as a function of dielectric constant	70
4.9	The interface state density $(D_{it})$ values are plotted as a function of the dielectric constant of 13 samples.	73

Figu	igure	
4.10	The interface state density $(D_{it})$ as a function of the Al/(Al+Hf) % of 13 samples are plotted. Data points within the dashed line are the 3 samples where Al was introduced by HfAlO as the cap layer on HfO <sub>2</sub> . Data points in solid line are the 2 samples where Al was introduced by sandwiching HfAlO inside the HfO <sub>2</sub> stack.	74
4.11	The leakage current density $(J_g)$ measured at the gate voltage $(V_{FB}-1 \text{ V})$ as a function of the Al/(Al+Hf) % of 13 samples is shown as a function of Al concentration. Dashed dot line and dashed line follow the trend of $J_g$ varies with different Al doping level at 680 °C PDA and 800 °C PDA, respectively.	76
5.1	Structure of MOS capacitor of high-k/Ge	81
5.2	(a) Measured capacitance $(C_m)$ of Chemox sample observed at different frequencies is plotted as a function of gate bias. (b) Corrected capacitance $(C_c)$ of Chemox sample measured at different frequencies is plotted as a function of gate bias.	84
5.3	Corrected capacitance $(C_c)$ at different frequencies and different temperatures is plotted as a function of gate bias for sample Chemox. (a) at five different temperature, (b) at 100 K and 300 K. Both frequency dispersion and temperature dispersion can be observed	86
5.4	Corrected capacitance $(C_c)$ of Chemox sample measured by different frequencies at 100 K is plotted as a function of gate bias. Frequency dispersion can be observed.	87
5.5	$C_{\rm it}$ ( $C_{\rm it} = C_{\rm acc}$ - $C_{\rm FB}$ ) as function of temperature (1/kT) at fixed frequency (100 KHz)	89
5.6	Corrected 1 MHz capacitances ( $C_c$ ) of three samples are plotted as a function of gate voltage at room temperature. Device area is 40 $\mu$ m × 40 $\mu$ m	90
5.7	Corrected capacitance ( $C_c$ ) is plotted as function of gate voltage at 100 K, (a) COR&SPAO <sub>x</sub> , (b) COR&O <sub>3</sub>	91

Figu	re	Page
5.8	(a) Interface state density $(D_{it})$ is plotted as function of bandgap for three samples at two temperatures (100 K and 300 K), other $D_{it}$ as a function of temperature are within this range; (b) Calculated $D_{it}$ of three samples as a function of gate voltage by capacitance spectroscopy method and conductance method.	92
5.9	Deep level transient spectrum for three samples, $C_{t1}$ and $C_{t2}$ are two capacitance values sampled at two different time $(t_1 < t_2)$ , T is temperature, Ln is nature logarithm, $\tau$ is time constant calculated as $\frac{t2-t1}{Ln(t2/t1)}$ . (a) simple chemical oxidation (Chemox), (b) chemical oxide removal (COR) followed by 1 nm oxide by slot-plane-antenna (SPA) plasma (COR&SPAO <sub>x</sub> ), (c) COR followed by vapor O <sub>3</sub> treatment (COR&O <sub>3</sub> ). (d) is Arrhenius plot for all three samples.	95
5.10	Comparison of gate leakage current density $(J_g)$ , (a) $J_g$ as a function of gate voltage, (b) $J_g$ as a function of EOT for different splits	96
5.11	Corrected capacitance ( $C_c$ ) measured at -1.5 V (pseudo-accumulation) were measured at two different frequencies, 1 MHz and 1 KHz, respectively. (a) At 1 MHz, the capacitance is contributed from edge and it has linear dependence of device perimeter (b) At 1 MHz, the capacitance is contributed from interface states in area and it has linear dependence of device area.	97
6.1	Application of SPAO at different stages of gate stack deposition	100
6.2	Current density $(J_g)$ is plotted as a function of gate voltage $(V_g)$ at four different temperatures (25 °C, 50 °C, 80 °C, 110 °C) for three different samples, (a) Ge/SPAO/Al <sub>2</sub> O <sub>3</sub> /ZrO <sub>2</sub> , (b) Ge/Al <sub>2</sub> O <sub>3</sub> /SPAO/ZrO <sub>2</sub> , (c) Ge/Al <sub>2</sub> O <sub>3</sub> /ZrO <sub>2</sub> /SPAO. (d) $J_g$ as a function of $V_g$ - $V_{FB}$ is plotted for the above three samples at 25 °C where $V_{FB}$ is the flat band voltage.	103
6.3	$ln(J_gE^{-2})$ is plotted as function of $1/E$ as FN tunneling for sample Ge/Al <sub>2</sub> O <sub>3</sub> /ZrO <sub>2</sub> /SPAO, $J_g$ is current density and $E$ is electric field. (a) gate electron injection mode (GEI), (b) substrate electron injection mode (SEI).	103

6.4	(a) Current density $\ln(J_g)$ is plotted as function of $1/kT$ for sample Ge/Al <sub>2</sub> O <sub>3</sub> /ZrO <sub>2</sub> /SPAO, in SEI mode. (b) Slope value ( $S = qaE-E_a$ ), which is obtained from (a) is then plotted as function electric field <i>E</i> (SEI mode).
6.5	Hopping Conduction and Poole-Frenkel emission (PF) were used to fit the I-V characteristics for sample Ge/SPAO/Al <sub>2</sub> O <sub>3</sub> /ZrO <sub>2</sub> (solid symbol) and sample Ge/Al <sub>2</sub> O <sub>3</sub> /SPAO/ZrO <sub>2</sub> (open symbol) at both GEI mode (black symbol, squares) and SEI mode (red symbol, circles). (a) Slope value ( $S = qaE-E_a$ ) is plotted as function electric field <i>E</i> . (b) Slope value ( $S = \beta E^{1/2} - q\phi_t$ ) is plotted as function $E^{1/2}$ , where $\beta = q^3/\pi\varepsilon_r \varepsilon_o$ . The slope value <i>S</i> is the fitting value from ln( $J_g$ ) versus 1/k <i>T</i> .
6.6	Carrier transport mechanisms are explained in band diagram for both GEI mode and SEI mode. (a) GEI mode, band diagram is simulated under $V_g = -1.5$ V. (b) SEI mode, band diagram is simulated under $V_g = 1$ V
6.7	$\beta$ values are around 0.7 and similar for all samples and stress conditions, which were obtained by Weibull plot
6.8	Charge to breakdown value ( $Q_{BD}$ ) is plotted as function of gate voltage ( $V_g$ ) for both GEI mode (solid symbol) and SEI mode (open symbol)
6.9	Gate leakage current $(I_g)$ is plotted as function sampling time for all samples.
7.1	Noise spectra (average value of eight dies) are plotted for both (a) nFinFET and (b) pFinFET. Bias conditions are at low overdrive voltage in linear region.
7.2	Normalized $S_{id}$ ( $S_{id}/I_d^2$ ) sampled at 25 Hz is plotted against (a) drain current ( $I_d$ ), and (b) overdrive voltage ( $V_g$ - $V_{th}$ ). Device under test is thin nFinFET
7.3	The normalized $S_{id}$ ( $S_{id}/I_d^{2*}WL$ ), is plotted for all four type FinFET at both linear and saturation regions. At relative large gate bias, $\sim V_t + 0.2$ V, thin oxide FinFET shows larger discrepancy than thick oxide due to both short channel and LDD effect

Figu	re	Pag
7.4	Noise mechanisms were extracted at low gate bias in linear region by fitting normalized $S_{id}$ versus $V_g$ - $V_{th}$ . (a) n/p thick FinFET, (b) n/p thin FinFET.	12
7.5	Left axis shows oxide trap density ( $N_t$ ) against overdrive voltage in linear region for thick nFinFET, right axis shows Hooge empirical parameter ( $\alpha_H$ ) against overdrive voltage ( $V_g$ - $V_{th}$ ) in linear region for thick pFinFET and thin n/p FinFET.	12
7.6	Normalized $S_{id}$ ( $S_{id}/I_d^2$ ) is plotted as function of overdrive voltage ( $V_g$ - $V_{th}$ ) at linear bias condition under three different temperatures (-40 °C, 25 °C, 125 °C) for four types of devices (a) thick nFinFET, (b) thick pFinFET, (c) thin nFinFET, (d) thin pFinFET. The data is an average of eight devices.	12
7.7	Normalized $S_{id}$ ( $S_{id}/I_d^2$ ) is plotted as function of overdrive voltage ( $V_g$ - $V_{th}$ ) at both linear and saturation bias conditions for thick pFinFET	12
7.8	Slope of flicker noise spectra, $\gamma$ ( $S_{id} = \frac{1}{f^{\gamma}}$ ) plotted for four devices at different temperatures (-40 °C, 25 °C, 125 °C) and bias conditions (linear and saturation). Slope values are average value obtained from eight devices at both the bias conditions.	12
7.9	(a) Normalized $S_{id}$ ( $S_{id}/I_d^{2*}WL$ ) is plotted against different structure at different current bias condition (linear region) for nFET; (b) Normalized $S_{id}$ ( $S_{id}/I_d^{2*}WL$ ) is plotted against drain current ( $I_d$ ) at linear region for nFET.	12

#### **CHAPTER 1**

#### **INTRODUCTION**

The gate length of Complementary Metal Oxide Semiconductor (CMOS) technology has been scaled to 14 nm (channel length) and is commercially available in 2014 from Intel, which is a three years delay from the predicted year from ITRS 2007 report (Figure 1.1) [1]. Since then, the aggressive scaling has slowed down due to transistor reaching its physical limits, one such issue is high leakage current between source and drain. To address the S/D off-leakage current, industries have been finding solutions. As Figure 1.2 shows, three approaches are being followed to continue scaling of chips [2]: (i) gate stack material, (ii) channel material, and (iii) device architecture. The oxide layer of gate stack is the leading candidate as devices below 10 nm [3]. Metal gate high-k (MGHK) has been implemented to boost chip performance while physical thickness is kept thick enough (~5 nm) to prevent large direct tunneling current. Different materials other than Si, have been considered as a substrate over decades at research level, which have higher carrier mobility [4]. Nevertheless, only strained silicon has been implemented so far, since Ge or GaAs are still in their research stage. 3D structures like FinFET have been successfully implemented in the industry to improve drain-induced barrier lowering (DIBL) (short channel effect) [5]. This dissertation is focused on electrical characterization methods on these new novel nano devices and their electrical property under different process conditions. Critical issues need to be addressed before the implementation of these devices in the semiconductor industry. Additionally, compared to traditional CMOS devices, other physical phenomena are occurring since the

device is in nano range.



**Figure 1.1** Comparison of ITRS 2007 and 2008 Update for the trends of printed (resist) and physical gate lengths.

Source: [1].

While CMOS technology is scaling down, the process for high-k deposition and annealing have also improved. Atomic layer deposition (ALD) method has significant advantage over alternative deposition methods, such as chemical vapor deposition (CVD) and various physical vapor deposition (PVD) techniques, due to its conformity and control over materials thickness and composition. These desirable characteristics originate from self-saturating nature of ALD processes [6]. For deposition of dielectric (high-k material), ALD has been used in this research. Figure 1.3 shows the schematic of ALD process.



**Figure 1.2** 2011 ITRS "Equivalent Scaling" process technologies timing, overall roadmap technology characteristics (ORTC) MPU/High-performance ASIC half pitch and gate length trends and timing, and industry "Nodes". Source: [2].

During or after the ALD deposition, the quality of dielectric in terms of EOT and interface state density can be improved by exposing them to a slot-plane-antenna (SPA) plasma with various gases such as  $O_2$  or inert gases [7]. The SPA plasma provides a high density plasma at low electron temperature, where the radicals diffuse from the plasma generation region to the wafer surface. SPA plasma is also a very low damage plasma process compared to conventional inductively coupled plasma (ICP) or electron cyclotron resonance (ECR) plasma [7]. It was found that the SPA plasma helps better film densification as well as improved interfacial layer growth. The dielectric is prevented from crystallization at low annealing temperatures. Consequently, oxygen cannot diffuse through boundary of crystalline and interfacial layer thickness is kept thin.



**Figure 1.3** Schematic of ALD process. (a) Substrate surface has natural functionalization or is treated to functionalize the surface. (b) Precursor A is pulsed and reacts with surface. (c) Excess precursor and reaction by-products are purged with inert carrier gas. (d) Precursor B is pulsed and reacts with surface. (e) Excess precursor and reaction by-products are purged with inert carrier gas. (f) Steps 2–5 are repeated until the desired material thickness is achieved.

Source: [6].

Several electrical characterization methods were used to evaluate the interface quality or oxide quality in terms of defects. These methods can be categorized into two major groups, i.e., evaluation of capacitance of the gate stack and leakage current through the dielectric. Because of existing defects, experimental results can deviate from theoretical calculations. On the other hand, these deviations can be utilized to evaluate defects in the device. Characterization methods such as conductance method [8], capacitance-voltage (CV) at various low temperatures, flicker noise, capacitance transient spectroscopy, deep level transient spectroscopy (DLTS) [9], CV hysteresis, and time dependent dielectric breakdown (TDDB) [10] are used in this work.

#### **1.1 Motivation and Objectives**

The devices under test in this research involve high-k/Si (next generation), high-k/Ge, and MGHK-FinFETs. One of the critical issues in MGHK, is the high interface state density ( $D_{it} \sim 10^{12} \text{ cm}^{-2} \text{eV}^{-1}$ ) [11] compared to traditional SiO<sub>2</sub>/Si system ( $\sim 10^{10} \text{ cm}^{-2} \text{eV}^{-1}$ ) [12]. Conventional SiO<sub>2</sub>/Si system prevailed over decades due to its perfect interface quality due to thermally grown SiO<sub>2</sub> on Si substrate [12]. Introducing high-k with metal gate (HKMG) brings additional reliability issue like threshold voltage degradation ( $\Delta V_{th}$ ) after bias temperature instability (BTI) stress in both nMOS and pMOS transistors [13]. This is due to the degradation of both interface and high-k gate dielectrics. If silicon substrate is replaced by other materials, it is necessary to address the interface defects density before expected mobility can be achieved [14]. Therefore, it is imperative to characterize the high-k dielectric layer and the interface quality.

The objective of this research is to use various electrical characterization techniques to study interface quality and high-k dielectrics deposited by various process condition. This provides the comprehensive information on defects, such as density, energy level, time constant and how they interact with other parameters (like flat band voltage  $V_{\rm FB}$ , flicker noise, and dielectric life time). Both theoretical model and experimental work are involved in the research work. Different evaluation methods can provide a good analytical approach to study the dielectrics in the gate stacks. The correlation of experimental data from different methods can enhance the understanding the defects behavior. Furthermore, this study will discuss the advantages and disadvantages of various techniques, since each method has its own limitation like sensitivity, range, different extracted parameters and difficulty of implementation.

#### **1.2 Dissertation Organization**

Chapter 2 reviews state of art MOS-capacitor. Introduce why high-k layer is a requirement for future transistor scaling, and explain the basic requirement to scale EOT below sub-nm range. New interface control technique was introduced. high-k/Ge was discussed as well as for its high mobility and its subsequent interface challenge before it can be fully considered for commercial use.

Chapter 3 reviews different electrical characterization methods that used in this research work.

Chapter 4 discusses the interface properties in a metal oxide semiconductor capacitor (MOS-C) device with a 3 nm HfAlO/0.5 nm SiO<sub>2</sub>/Si stack prepared by various processing conditions. Different Al doping, different post deposition annealing temperatures and different deposition steps were discussed in this chapter. EOT and  $V_{\rm FB}$  were obtained from capacitance-voltage measurements. The correcting of the error introduced by the series resistance ( $R_{\rm s}$ ) associated with the substrate and contact is also discussed here.

Chapter 5 discusses the dry and wet processed interface layer properties for three different p type Ge/ALD 1nm-Al<sub>2</sub>O<sub>3</sub>/ALD 3.5nm-ZrO<sub>2</sub>/ALD TiN gate. Several parameters like EOT, flat band voltage, bulk doping, and surface potential as a function of gate voltage are reported. It is also discussed that the high frequency capacitance of TiN/ZrO<sub>2</sub>/Al<sub>2</sub>O<sub>3</sub>/p-Ge gate stacks measured in the accumulation region depends on the device area after substrate resistance correction.

Chapter 6 deals with the TiN/ZrO<sub>2</sub>/Al<sub>2</sub>O<sub>3</sub>/p-Ge gate stacks subjected to the different SPAO (Slot Plane Antenna Oxidation) annealing conditions, namely, (i) before

high-k ALD (Atomic Layer Deposition), (ii) between high-k ALD, and (iii) after high-k ALD. After XPS (X-ray Photoelectron Spectroscopy) and EOT (estimated by capacitance voltage) measurement. The carrier transport mechanisms on these samples were extracted at high field range to reveal how SPAO can effective remove traps in high-k layer. The reliability of interfacial layer (GeO<sub>x</sub>/GeO<sub>2</sub>) is evaluated by TDDB performance under substrate electron injection condition.

Chapter 7 characterizes time zero 1/f noise on different oxide thickness of thick and thin oxide FinFET transistors to study how EOT impacts the noise mechanism. At room temperature, the flicker noise mechanisms were determined at linear region to study the bias dependence of FinFET. The noise models were subsequently extracted. The impact of temperature on the noise level and noise mechanism was discussed as well.

Chapter 8 summarized the overall work of this research and discusses future work.

#### **CHAPTER 2**

#### LITERATURE REVIEW: HIGH-K MATERIAL AND ITS APPLICATION ON Si/Ge SUBSTRATE

In this chapter, historical requirement of implementation of high-k dielectric will be reviewed. The basic requirement is to improve the high-k and interface property if high-k can be successful implemented on silicon substrate. The current status of high-k dielectrics will be discussed in relation to different methods to further scale EOT below 0.7 nm. Finally, the challenge of enhancing the properties of high-k dielectrics and its application on germanium channel is discussed.

#### 2.1 Requirement of High-k and the Necessary Property of Implementation

The first point-contact transistor was invented by Bardeen, Brattain, and Shockley invented in 1947. In acknowledgement of this accomplishment, Shockley, Bardeen, and Brattain were jointly awarded the 1956 Nobel Prize in Physics "for their researches on semiconductors and their discovery of the transistor effect." [15]. Interestingly, the first transistor was germanium. However, researchers discovered that material property of Si, which is same as in group IV as Ge, is better than Ge, when considering the formation of gate oxide: SiO<sub>2</sub> can be grown on its surface, which is a very good insulator. On the other hand, Ge does not form this oxide layer on its surface so easily and GeO<sub>2</sub> is hydroscopic and not thermally stable [16]. Additionally, Si is abundant, for example, sand is a source of Si.

In 2004, EOT (oxide thickness calculated by using dielectric constant of  $SiO_2$ ) was scaled to ~1.2 nm [1] as Figure 2.1 indicates, as oxide layer was the first layer went to sub 1 nm range. However, ultrathin SiO<sub>2</sub> suffers from direct-tunneling current which increases exponentially as thickness decreases [17]. The large gate leakage current exhausts battery rapidly. To overcome gate leakage problems, addition of N into SiO<sub>2</sub> has been used either by post deposition annealing in nitrogen ambient or forming a nitride/oxide stack structure. As incorporating nitrogen into SiO<sub>2</sub>, it not only increases the dielectric constant but also acts as a better barrier preventing boron penetration from poly silicon gate. SiON served as a transition stage between high-k and SiO<sub>2</sub>, which has maxim dielectric constant less than 8 [18].



Figure 2.1 Trend of EOT of the gate insulator for various versions of ITRS.

Source: [1].

High-k materials were first studied on memory device. Table 2.1 listed high-k

candidates and their relevant properties. Before it can be implemented in industry, the following issues has to be considered first: (a) permittivity, bandgap, and band alignment to silicon, (b) thermodynamical stability, (c) film morphology and deposition method, (d) interface quality and bulk defects, (e) gate compatibility and process compatibility [3].

Material	Dielectric	Band gap $E_{C}$ (eV)	$\Delta E_{\rm c} ({\rm eV})$	Crystal Structure(s)
	constant	$L_{G}(\mathbf{e}\mathbf{v})$	10 01	
$SiO_2$	3.9	8.9	3.2	Amorphous
$Si_3N_4$	7	5.1	2	Amorphous
$Al_2O_3$	9	8.7	$2.8^{a}$	Amorphous
$Y_2O_3$	15	5.6	2.3 <sup>a</sup>	Cubic
$La_2O_3$	30	4.3	2.3 <sup>a</sup>	Hexgaonal, cubic
$Ta_2O_5$	26	4.5	1-1.5	Orthorhombic
TiO <sub>2</sub>	80	3.5	1.2	Tetrag. <sup>c</sup> (rutile, anatase)
$HfO_2$	25	5.7	1.5 <sup>a</sup>	Mono. <sup>b</sup> , tetrag. <sup>c</sup> , cubic
$ZrO_2$	25	7.8	1.4 <sup>a</sup>	Mono. <sup>b</sup> , tetrag. <sup>c</sup> , cubic

Table 2.1 Comparison of Relevant Properties for High-k Candidates

<sup>a</sup>Calculated by Robertson. [19]

<sup>b</sup>Mono.=monoclinic.

<sup>c</sup>Tetrag.=tetragonal.

Source: [3].

#### 2.1.1 Permittivity, Bandgap, and Band Alignment to Silicon

In order to have a good insulating property, it is suggested that conduction band offset (CBO) between high-k and substrate should be larger than 1 eV to inhibit Schottky emission, and it is same for valence band offset as well. Considering different work function between substrate and the high-k dielectric, specifically a bandgap of 4 eV is necessary to avoid serious leakage current and breakdown. Figure 2.2 shows a relationship between dielectric constant and bandgap. Unfortunately, large K material like TiO<sub>2</sub> suffers from a low bandgap problem, and its large dielectric constant will give extra

fringe capacitance between gate and source/drain, which is not desirable. In Figure 2.2, it suggests that  $ZrO_2$  and  $HfO_2$  are good candidates since they have bandgap larger than 4 eV and its dielectric constant is still large enough for further EOT scaling.



**Figure 2.2** Static dielectric constant versus band gap for candidate gate oxides. Source: [19].

#### 2.1.2 Thermodynamic Stability

In gate first CMOS processes, the gate stacks must undergo rapid thermal annealing (RTA) at 1000 °C for 5s. This requires that the gate oxides must be thermally and chemically stable with the contacting materials [20]. From this point of view, HfO<sub>2</sub> has better thermal stability than  $ZrO_2$  [21]. Additionally, as  $ZrO_2$  and HfO<sub>2</sub> thin films were grown by atomic layer deposition, the structural and electrical behavior of the films were somewhat precursor-dependent, revealing better insulating properties in the films grown from oxygen-containing precursors, therefore the HfO<sub>2</sub> films showed lower leakage

compared to ZrO<sub>2</sub> [22].

#### 2.1.3 Film Morphology and Deposition Method

It is desirable to have an amorphous high-k layer after necessary processing treatments due to serval benefits of amorphous structure. Polycrystalline gate dielectrics are not favored as gate oxide layer since grain boundaries serve as high-leakage paths. In addition, grain size and orientation can cause significant variation in K value. However, most

high-k materialexcept  $Al_2O_3$  will form polycrystalline film either during deposition or after thermal treatment if temperature is high enough. HfO<sub>2</sub> or ZrO<sub>2</sub>, crystallize at much lower temperatures at ~400 °C and ~300 °C, shown in Figure 2.3 [23].



**Figure 2.3** TEM image of crystallization in  $HfO_2/SiO_2$  dielectrics with (a) 40%  $HfO_2$  and (b) 80%.

Source: [23].

The crystalline temperature of dielectrics can be increased by incorporating other impurities, which is first studied by van Dover [24].  $TiO_x$  dielectric with addition of Nd,
Tb and Dy dopants shows lower leakage current and comparable permittivity [24]. In chapter 4, HfO<sub>2</sub> was incorporated by aluminum to achieve an amorphous dielectric layer. Deposition methods for high-k film can be categorized into two major approaches based on the reaction mechanism during preparation, namely CVD (chemical vapor deposition) and PVD (Physical Vapor Deposition) processes. CVD-based approaches include metal-organic chemical vapor deposition (MOCVD), plasma-enhanced chemical vapor deposition (PECVD), atomic-layer chemical vapor deposition (ALCVD or ALD) [6] and so on. Among them, ALD is the most popular method for growing high-k layer as it is the only method that can control thickness accurately in nanometer range.

#### **2.1.4 Interface Quality and Bulk Defects**

Interface between high-k and substrate must have highest electrical property, flatness, and low interface state density  $D_{it}$ . Fixed charges present at the interface can cause flat band voltage shift. Large  $D_{it}$  degrades mobility by surface scattering mechanism. Most of the high-k materials reported  $D_{it}$  range from  $10^{11}$  to  $10^{12}$  cm<sup>-2</sup>eV<sup>-1</sup> [25, 26], which is much higher than conventional thermal grown SiO<sub>2</sub> [27]. Interface treatment, therefore is necessary before depositing high-k layer to obtain a low  $D_{it}$  interface, of which thickness is usually about two atomic layer of SiO<sub>x</sub>. On the contrary, overall EOT value is strongly depend on thickness of interfacial layer. The thickness of interfacial layer will impact overall mobility of carriers in the channel as shown in Figure 2.4.



**Figure 2.4** (a) TEM cross section of a high-k/metal gate stack where the BIL (bottom interfacial layer) was removed by post anneal technique (b) High field electron mobility degradation as a function of EOT from literature data. The mobility values are taken at at  $E_{eff} = 1 \text{ MV/cm}$ .

Source: [28].

Similar to interface defects, bulk defects formed in high-k oxides during deposition also causes degraded transistor performance and it is reported that high-k materials is intrinsically defective since their bonding cannot relax easily [29]. The bonding in high-k oxides is ionic. The nature of intrinsic defects in ionic oxides differs from those in SiO<sub>2</sub>. The oxygen vacancies, oxygen interstitials, or oxygen deficiency defects due to possible multiple valence of the transition metal [29]. Oxides can be of significant problem. Moreover, high-k oxides achieve their high-k value because of the low-lying soft polar modes. These modes could be a limit on scattering, which doesn't happen in SiO<sub>2</sub> [30]. Figure 2.5 compares mobility in MOSFET with different dielectrics.



**Figure 2.5** Electron mobility in devices with high-k gate oxides. Source: [29].

## 2.1.5 Gate Compatibility and Process Compatibility

Conventional polysilicon as gate material doesn't work properly when high-k is incorporated. This is due to Fermi level pinning problem which did not allow the p-type poly Si gate to work effectively [31]. The solution came with the introduction of the metal gate such as TiN. A metal layer was inserted to mitigate above mentioned issues by inhibiting the formation of direct interface between the high-k and poly-silicon. This structure was later named as "metal inserted poly silicon" (MIPS) and became the foundation of the high-k/metal gate stack research. MIPS allowed the industry to maintain the legacy self-aligned nature of the transistor fabrication process flow (Ion implantations, silicide) stemmed from the etching of the gate poly Si [28].



**Figure 2.6** Energy diagrams of threshold voltages for nMOS and pMOS devices using (a) midgap metal gates and (b) dual metal gates.

Source: [3].

Metal gates such as TiN and Pt have been used as gate metal to prevent reaction at the gate interface (gate/high-k). TiN is called as midgap metal, as its work function places at the mid of Silicon bandgap as Figure 2.6(a) indicates. This approach will have a symmetric threshold voltage  $V_{\rm th}$  for both n and p MOSFET at a cost of large  $V_{\rm th} \sim 0.5$  V, which is too large for low power and new sub 100 nm technology. On the other hand, dual metal approach is not feasible. Al is not a feasible electrode metal for nMOS because it will reduce nearly any oxide gate dielectric to form an Al<sub>2</sub>O<sub>3</sub>-containing interface layer. For pMOS, Pt is not a practical choice for the gate metal, since it is not easily processed, and does not adhere well to most dielectrics [3].

Moreover, the band bending in the silicon channel was not fully controlled by the metal gate's intrinsic work function. For this reason, the "effective work function" (EWF) concept replaced the "vacuum work function". To discover proper EWF for nMOS and pMOS, respectively, it was discovered that EWF of TiN can be modified by Al diffusion

into TiN as shown in Figure 2.7 [28].



**Figure 2.7** EWF change with anneal temperature. Four different compositions of Al based n-metals deposited on thin TiN layer followed by barrier layer and Al-fill. Source: [28].

## 2.2 Interfacial Layer Scavenging

Hf-based high-k material is the most popular material in industrial now. HfO<sub>2</sub> has a dielectric constant around 20. The EOT for the first generation HKMG device is approximately 1.0 nm. However, sub-nm EOT is required at those advanced technology nodes beyond 7 nm. A typical HKMG stack structure contains a silicon oxide based interfacial layer (IL), a high-k dielectric, followed by a metal gate electrode as shown in Figure 2.8. The high-k layer and interfacial layer are equivalent to two capacitors in serial combination. Thus, the total EOT of the HKMG stack can be expressed as Equation (2.2).

$$EOT = EOT_{high-K} + EOT_{IL} \tag{2.2}$$



Figure 2.8 Schematic of metal high-k gate stack.

By understanding of Equation (2.2), it is expected that reducing thickness of highk layer can simply give a lower EOT. However, it has been reported that a critical thickness of Hf-based oxide, and mobility degradation becomes a serve problem when the thickness is below 3.5 nm [32]. The above discussion leaves researcher with other three approaches to reduce EOT value: (i) search other high-k material, with larger value; (ii) increase dielectric constant of interfacial layer; (iii) reduce the thickness of interfacial layer;

Since a serial combination of two capacitors, the overall capacitance will be limited by smaller one. It is apparent that approaches dealing with interfacial layer will be practical to reduce EOT. In this section, the technique named interfacial layer scavenge will be discussed, the aim of which is to boost dielectric constant of interfacial layer. The technique can be used widely, but HfO<sub>2</sub>/SiO<sub>2</sub>/Si gate stack will be used as an example. Most process grows a thin quality SiO<sub>2</sub> on the Si substrate to achieve a better interface before depositing high-k  $HfO_2$ . When EOT comes below 1 nm, the thickness of IL became the main challenge, since  $SiO_2$  has low dielectric constant compared to  $HfO_2$ . The idea of scavenge is to replace the IL by subsequent annealing process with a different IL composition (higher K value material). Equation (2.2) is a specific scavenging reaction [33], Al is the chosen scavenging element.

$$2Al + 1.5SiO_2 \rightarrow Al_2O_3 + 1.5Si$$
 (2.2)



**Figure 2.9** Bright field micrograph of the gate stack from STEM. The interface to  $Si/HfO_2$  shows a weak contrast. Al and Si were found by EELS above TiN. Inset: Schematic gate stack structure and Al scavenging process. During silicidation Al distributes uniformly into poly-Si. In between NiSi and TiN, SiO<sub>x</sub> and AlO<sub>x</sub> accumulation is found.

Source: [33].

As Figure 2.9 shows, during the annealing process, scavenging element Al can diffuse throughout metal gate and high-k layer and finally reach with IL layer (SiO<sub>2</sub>). Al<sub>2</sub>O<sub>3</sub> was formed after reaction, therefore overall EOT is increased since Al<sub>2</sub>O<sub>3</sub> has a larger dielectric constant than SiO<sub>2</sub>. The inset figure of Figure 2.9 shows Al layer was capped on the top of the gate stack. This kind of approach is called remote scavenging technique. On the other hand, for direct scavenge, scavenging metals are incorporated within the high-k layers either by direct capping like structure presented in Chapter 4. Both techniques are visualized in Figure 2.10. The advantage of direct scavenge is that it does not require such a strong driving force of the reaction [34]. The drawback of this approach is as following [34]: (i) Effective work function change either by inherently low vacuum work function of scavenging metals or by formation of fixed charges and/or interface dipoles; (ii) excessive carrier mobility degradation and leakage current increase; and (iii) increase in  $D_{it}$ .

Туре	Direct		Remote
Scavenging element (M)	Within High-k		Isolated from High-k
Schematics	Metal Gate High-k ∭ SiO₂ ⓒ	TaN-M alloy M High-k M SiO <sub>2</sub> O	TiN M ▲ High-k SiO₂ O
Ref.	[29, 30, 32]	[33]	[19, 35]

**Figure 2.10** Schematics of direct and remote scavenging techniques in the literature. Source: [34].

It is possible to cause IL scavenging reaction without out-diffusion of the scavenging elements into the high-k layer. Such a process enables EOT scaling without extrinsic degradation in carrier mobility and leakage current and with no change in EWF. If Al layer was capped on the top of the metal layer like Figure 2.9 and among the possible metal options for EOT scavenging, Al has the ability to reduce  $TiO_2$  and  $SiO_2$  leaving  $HfO_2$  unreacted [33]. As will be presented in Chapter 4, Aluminum incorporated in  $HfO_2$  can reduce EOT at the cost of larger interface state density, which is the consequence of increased dielectric constant of IL. However, the results were attributed to dielectric constant of  $HfO_2$  after subtracting IL thickness (assume IL is  $SiO_2$ ). This is because it is not possible to measure dielectric constant of  $HfO_2$ ) at his/her favor with a scavenging technique concept [35].

But what is the minimum value of EOT that can be achieved in the future? The state of art of EOT of HF-base dielectrics is reduced to as low as 0.42 nm [36]. However, it also brings the following question to the table: what if there is no interfacial layer or what is the relationship between thickness of IL and carrier mobility in channel. As Figure 2.1 indicates, EOT or thickness of interfacial layer are somewhat correlated. Tatsumura studied how EOT impacts mobility [37]. The scavenging technique should optimized EOT value without server degradation on carrier mobility. Extreme IL scaling (zero-IL) ends up with loss of EWF control and penalty in reliability issues like poor TDDB and BTI performance.

#### 2.3 High-k Application on Ge Channel

As mentioned earlier, the hydroscopic property of GeO<sub>2</sub> hindered development of Ge transistor. The development of high-k material reopened the door to Ge transistor, since a GeO<sub>2</sub> is not necessary to be presented as the gate dielectrics. Research had begun on Ge channel in 2000's again because its hole mobility is four times as high as that of silicon and its electron mobility is twice as high as that of silicon. Table 2.1 shows material characteristics of alternative channel materials for Ge and Si. Additionally, the lattice constant of Ge is close to that of GaAs is expected to facilitate integration of III-V n-MOSFETs (GaAs) and optical devices on Ge substrates in the future [38]. However, Ge nMOSFET has not been implemented successfully as predicted electron mobility due to large density of interface states [14]. Some researchers believe this mobility degradation is due to the degraded Ge interface and is inherent to Ge [39], and Ge could be used only in pMOSFETs. Figure 2.11 shows that metal/p-Ge has fermi level pinning problem,

which is not only a problem for high-k/p-Ge, but also it is problematic for source/drain formation as well.

Although  $HfO_2$  is widely used in Si system, it is not a good selection for Ge system.  $HfO_2$  is unsuitable on a Ge substrate, since gate leakage current density is larger than  $ZrO_2$  [40]. Ge can diffuse into the  $HfO_2$  layer that results in the increase in gate leakage current if no appropriate interfacial layer presents. Nevertheless,  $ZrO_2$ , which was screened out because of low thermal stability with Si, is a good candidate for replacement metal gate integration since the thermal budget is greatly reduced compared to gate first integration.  $ZrO_2/Ge$  gate stacks can sustain and improve its electrical characteristics after annealing [40]. Figure 2.12 illustrates effect of annealing on  $ZrO_2/Ge$  and  $HfO_2/Ge$  gate stack.

Material characteristics of alternative channel materials	Ge	Si
Bandgap, $E_g(eV)$	0.66	1.12
Electron affinity, $\chi(eV)$	4.05	4
Hole mobility, $\mu_{\rm h}({\rm cm}^2{\rm V}^{-1}{\rm s}^{-1})$	1900	450
Electron mobility, $\mu_{\rm e}({\rm cm}^2{\rm V}^{-1}{\rm s}^{-1})$	3900	1500
Effective density of states in valence band, $N_V(\text{cm}^{-3})$	$6.0 \times 10^{18}$	$1.04 \times 10^{19}$
Effective density of states in conduction band, $N_{\rm C}({\rm cm}^{-3})$	$1.04  imes 10^{19}$	$2.8\times10^{19}$
Lattice constant, <i>a</i> (nm)	0.565	0.543
Dielectric constant, K	16	11.9
Melting point, $T_{\rm m}(^{\circ}{\rm C})$	937	1412

Table 2.2 Material Characteristics of Alternative Channel Materials for Ge and Si

Source: [38].



**Figure 2.11** Schottky barrier heights obtained experimentally for various metals with different vacuum work-functions. In case of Ge, the Fermi-level is strongly pinned near the valence band edge.

Source: [41].

To replaced Si by Ge for in future CMOS technology, researchers must find best passivation method for Ge to reduce density of interface states. Available surface passivation methods includes: epi-Si passivation, surface oxidation and/or nitridation, and S-passivation. Among these, plasma-based processed surface passivation followed by plasma-enhanced ALD for high-k layer showed highest gate stack quality [42]. To achieve ultimate scaling, another solution is to deposit dielectrics directly on Ge without incorporation of an IL, which typically has a much lower capacitance value than expected. This is because, generally, an IL either intentionally or unintentionally formed during the high-k dielectrics deposition process or during post-deposition annealing process [41]. Nevertheless, Ming Lin *et al.* reported a 0.39 nm EOT with ultrathin GeON formed by remote plasma treatment, with a  $D_{it}$  of  $4 \times 10^{12}$  cm<sup>-2</sup>eV<sup>-1</sup> [43].



**Figure 2.12** Schematic showing the effect of annealing on  $ZrO_2/Ge$  gate stack (a, b) and  $HfO_2/Ge$  gate stack (c, d), before (a, c) and after (b, d) annealing at 500°C.  $HfGe_2$  in (d) is speculation and has not been observed.

Source: [38].

Recently, GeO<sub>2</sub> passivation layer has been reconsidered as promising passivation layer due to its low  $D_{it}$  (6×10<sup>10</sup> cm<sup>-2</sup>eV<sup>-1</sup>) [44]. As mentioned earlier, GeO<sub>2</sub> is undesirable

because it is hygroscopic and water soluble.  $GeO_2$  is thermally unstable and converts to volatile  $GeO_x$  at approximately 430 °C. However, it is found that it is not necessary form  $GeO_2$ , instead,  $GeO_x$  can give a promising  $D_{it}$  value and it is more stable [45, 46] as it can be controlled by post annealing process.

Since GeO is volatile [16], it is necessary to have a layer which can effectively prevent GeO volatilization and GeO growth via retarding the inter diffusion of Ge and O atoms. If GeO<sub>x</sub> is not passivated by other element like nitrogen, sulfur, silicon. Al<sub>2</sub>O<sub>3</sub> can be considered as first oxide layer if EOT is not aggressively scaled below 0.7 nm as it has lower intrinsic oxygen permeability [45]. Besides, Al<sub>2</sub>O<sub>3</sub> has a larger bandgap and conduction band offset, which helps effectively block electron injection from Ge substrate [47]. Moreover, Houssa *et al.* used first principle to calculate interface property, and found that Al-O-Ge bond tends to give a surface states free bandgap [48]. In this dissertation, a bilayer structure 1 nm Al<sub>2</sub>O<sub>3</sub>/3.5 nm ZrO<sub>2</sub> is used for Ge gate stack.

In summary, although the literature reported a low  $D_{it}$  as  $10^{11}$  cm<sup>-2</sup>eV<sup>-1</sup>, Ge nMOSFET still suffers low electron mobility and it can achieve approximately achieve a maximum 1.5 times of that of silicon. The underlying mechanism of low electron mobility is studied in progress and needs to be addressed before it can be deployed in future CMOS technology.

## **CHAPTER 3**

# MOS CAPACITOR DEVICE MODELLING AND ELECTRICAL CHARACTERIZATION METHOD

## 3.1 MOS Capacitor Device Modeling

In this section, the electrical model of MOS capacitor will be reviewed and discussed in order to explain how the electrical performance interacts with physics of MOS devices and its defects. Therefore, the electrical properties of devices reflects the parameters of defects and dielectrics. The information provided in this chapter lays the fundamental technique, which will be utilized in the following chapters. MOS capacitor (MOS-C) can be mathematically developed by Poisson equation in one dimension. Figure 3.1(a) shows the physical cross section of a MOS-C, while Figure 3.1(b) is band diagram of a traditional SiO<sub>2</sub>/Si system.



**Figure 3.1** (a) Cross section of a MOS capacitor. (b) Energy-band diagram of the MOS capacitor showing the energy barrier between metal and  $SiO_2$  and between silicon and  $SiO_2$ . The metal is aluminum and the silicon is p-type.

Source: [49].

When gate voltage is applied on gate related to substrate (Silicon), a charge density forms on the two side of oxide which is strongly dependent on the voltage on the substrate ( $O_s$ ), which can be accumulation, depletion, or inversion. These nominations are corresponding to the carrier density close to the oxide/substrate interface. Accumulation is a condition when majority carrier density at interface is larger than that of bulk. On the contrary, inversion is a condition when minority carrier density is larger at the interface than that of majority carrier in the bulk. Depletion by its name means majority carriers are depleted at the surface, and only ionized charges are left. The carrier concentration at the interface can be given by:

$$n = n_i \exp(\frac{E_F - E_i}{kT})$$
(3.1a)

$$p = n_i \exp(\frac{E_i - E_F}{kT})$$
(3.1b)

$$n = N_D, p = N_A \tag{3.2}$$

where *n* is electron density, *p* is hole density,  $n_i$  is carrier density if silicon is intrinsic,  $E_F$  is energy level of Femi level,  $E_i$  is the intrinsic Fermi level, *k* is Boltzmann constant, *T* is temperature. When silicon is doped by either donor or acceptor, the fermi level will move either towards to conduction band or valence band to accommodate extra electrons or holes in the system. The original Fermi level is dependent on the doping concentration and dopants type, as long as silicon is not degenerate type, Equation (3.1) and Equation (3.2) hold.

When the system has a voltage change, the Fermi level related to band diagram is changed as shown in Equation (3.3a), where x is measured from bulk where the electric field is screen out by charge (no electric field). Voltage in the silicon substrate and charge density has to follow the Poisson equation as shown in Equation (3.3b), where  $\emptyset(x)$  is voltage at specific location x,  $\rho(x)$  is charge density which is a combination of electrons, holes, ionized dopants  $(N_D^+ \text{ or } - N_A^-)$  as Equation (3.3c) shows.

$$\emptyset(x) = E_F(x) - E_F(0)$$
(3.3a)

$$\frac{d^2 \phi(x)}{dx^2} = -\frac{\rho(x)}{\varepsilon_s}$$
(3.3b)

$$\rho(x) = (-qn) + (qN_D^{+}) + (qp) + (-N_A^{-})$$
(3.3c)

Since the electric field cannot penetrate metal too much as substantial number of electrons is available in metal, and the voltage consumed in metal can be neglect for convenience. Electric field in oxide is constant and it has to follow Equation (3.4),

$$C = \frac{Q}{V} \tag{3.4}$$

$$V_g = V_{ox} + \phi_s \tag{3.5}$$

where *C* is the capacitance of dielectric and *Q* is the total charge in the silicon. Note this amount of charge is exactly same on the metal as well. Therefore, when there is a gate voltage applied on the SiO<sub>2</sub>/Si system, the final potential profile and electric profile are determined by Equations (3.1-3.5), which is shown in Figure 3.2.



(b) POTENTIAL

**Figure 3.2** (a) Electrical field configuration in the  $SiO_2$  and silicon surface calculated from Equations (3.1-3.5) as function of x. (b) Potential distribution in the  $SiO_2$  and the silicon surface calculated from Equations (3.1-3.5) corresponding to the electric field configuration in (a).

Source: [50]

The beauty of the MOS structure is that carrier concentration of the surface of semiconductor is a function of surface potential, and therefore a function of gate voltage

 $(V_g)$ , which enables MOS works like a switch. Unlike metal, semiconductor has both electron and hole carrier and the density of them is subjected to bias voltage. When MOS-C is measured for its capacitance, small signal is more powerful since the voltagecharge characteristic of semiconductor is no longer linear like dielectric, as Equation (3.1-3.3) predicts. It strongly depends on surface potential,  $\phi(x)$ . Therefore, it is more convenient to measure small signal capacitance of MOS structure rather than large signal. Capacitance of oxide  $C_{ox}$  is not voltage dependent, on the other hand, the capacity of substrate can be defined as  $C_s$ , which is voltage dependent and cannot be measured directly. The equivalent circuit is shown in Figure 3.3.



Figure 3.3 Cross section of a MOS capacitor showing a simple equivalent circuit. The capacitor labeled  $C_s$  is shown variable to denote its bias dependence.

Source: [51].

Figure 3.4(a) shows a theoretical small signal capacitance voltage measurement of p type MOS-C. It has three parts, accumulation, depletion and inversion. When surface potential is large enough to bend the bands of Si to supply carriers, it can supply carriers like metal. The overall capacitance of MOS-C converges to  $C_{ox}$ . When band diagram of Si is biased to deplete holes,  $C_s$  is provided by ionized charge in the substrate before substrate can be inverted. The above discussion has an assumption that device under test is quasi-static, and it is only valid when testing frequency is low enough. For majority carrier, carrier response time is the relaxation time of the semiconductor, and is generally in the range of pico seconds. Specifically, for a typical range of measured frequency,  $C_s$  is not frequency dependent in accumulation region. However, the minority carrier response time in silicon depends upon the generation rate, and it can be lower than 1 Hz in undoped silicon substrate [52].

The interface between substrate and dielectric is not perfect as described in the ideal model because of dangling bonds as interface defects. These defects can response to small signal and therefore contribute to additional capacitance, which is parallel to  $C_s$ . It is also voltage and frequency dependent, which is named as  $C_{it}$ .  $C_{it}$  at interface is easier to be measured in depletion region since capacitance in depletion region is very small as Figure 3.4(a) shows, and this additional  $C_{it}$  is distinct enough to be detected. Since defect has a response time (time constant  $\tau$ ) like minority carrier, it is mathematically modeled as a combination of resistor and capacitor in series to consider the energy loss at high frequency. Recently, there is observation of frequency dispersion at accumulation as well for thin dielectrics (EOT ~3 nm) in addition to gate tunneling current modeled as  $G_t$ , which can be attribute to the border trap [53]. Figure 3.5 shows a schematic modification

of equivalent circuits for conductance measurement. Figure 3.5(d) includes the contribution from border trap and edge capacitance, which are  $C_{\text{BT}}$  and  $C_{\text{L}}$ , respectively.



Figure 3.4 To illustrate the operation of a MOS capacitor, capacitance as a function of bias, and the corresponding energy-band diagrams are shown in accumulation, depletion, inversion, and at flatbands. Energy values  $E_c$  and  $E_v$  are the conduction and valence band edges, respectively.

Source: [54].



**Figure 3.5** Equivalent circuits for conductance measurements; (a) MOS-C with interface trap time constant  $\tau_{it} = R_{it}C_{it}$ , (b) simplified circuit of (a), (c) measured circuit, (d) including series  $r_s$  resistance and tunnel conductance  $G_t$ , capacitance and reistance from border trap  $C_{BT}$ ,  $R_{it}$ , capacitance from side of measured area  $C_L$ .

#### **3.2 Electrical Characterization Method**

In this section, all the measurement method used in the work is discussed. For capacitance based technique, low frequency CV, CV hysteresis, conductance method (capacitance data is necessary), DLTS is reviewed. IV measurements, flick noise, IV as function of temperature and TDDB are also addressed.

## 3.2.1 Low Frequency CV

It is also called as quasi-static CV method or high/low frequency method, which is

developed by Berglund in 1966 [55]. This method is popular for its simple of implementation. Capacitance data at high and low frequency is used to calculate interface state density. This model is based on the following assumption: interface states cannot follow high frequency signal (normally 1 MHz), and they will follow low frequency signal (as low as possible, but 100 Hz is enough). Therefore, following Equation (3.6) is valid, and can be used to extract  $D_{it}$ . Notice that if a sufficiently low frequency is used, there is no energy loses in the MOS system and resistor component can be neglected as shown in Figure 3.5. For high frequency, defects will manifest themselves as conductance rather than capacitance as Equation (3.6b). Combining Equation (3.6a) and Equation (3.6b) gives Equation (3.6c) where  $D_{it}$  is proportional to  $C_{it}$  as Equation (3.6d) indicates (every defects is capturing one electron). Some literatures use  $q^2$  instead of q in Equation (3.6(c-d)). The difference is the understanding of the units, which is explained by Schroder [56].  $D_{it}$  is usually extracted in depletion region since  $C_s$  would be too large, and measured capacitance would be converged to  $C_{ox}$ . The resolution of low frequency method is about  $10^9 \text{ cm}^{-2} \text{eV}^{-1}$ .

$$\frac{1}{C_{lf}} = \frac{1}{C_{ox}} + \frac{1}{C_s + C_{it}}$$
(3.6a)

$$\frac{1}{C_{hf}} = \frac{1}{C_{ox}} + \frac{1}{C_s}$$
 (3.6b)

$$D_{it} = \frac{C_{ox}}{q} \left( \frac{C_{lf}/C_{ox}}{1 - C_{lf}/C_{ox}} - \frac{C_{hf}/C_{ox}}{1 - C_{hf}/C_{ox}} \right)$$
(3.6c)

$$D_{it} = qC_{it} \tag{3.6d}$$



**Figure 3.6** Low frequency method applied on HfAlO/Si devices.  $D_{it}$  is calculated in the range where the pointer indicates (depletion region). The dispersion in the negative range (accumulation region) is due to border traps.

Figure 3.6 shows a typical low frequency measured of MOS device, the  $D_{it}$  information can be calculated in the depletion region. How low the frequency can be is dependent on leakage current level of dielectric since leakage current can affect the reading of capacitance [57].

## 3.2.2 CV Hysteresis

CV hysteresis shown as Figure 3.7 is also a very simple technique to have quick evaluation of the dielectrics quality. Compare to low frequency CV, it can only measure

slow interface states and traps in oxide layer. It cannot extract fast interface stats information since they can follow to the DC sweep. Additionally, hysteresis measurement doesn't consist small signal voltage information, therefore, it has different unit to present information of defects density. It has a symbol of  $N_{it}$  (cm<sup>-2</sup>) rather than  $D_{it}$  (cm<sup>-2</sup>eV<sup>-1</sup>) to distinct them. The measurement is necessary to be taken at high frequency to remove the impact of capacitance values (vertically) from slow states.



**Figure 3.7** CV hysteresis are taken by sweep voltage from accumulation to inversion, and sweep back immediately.

The hysteresis value can be taken at their largest value or the difference of one reference value like  $V_{\text{FB}}$ .  $N_{\text{it}}$  is proportional to this  $\Delta V_{\text{FB}}$  as shown in Equation (3.7).

Moreover,  $N_{it}$  is representing overall defects density in the bandgap. And hysteresis measurement is strongly depending on voltage ramping speed and this is the disadvantage of this method.

$$N_{it} = \frac{\Delta V_{FB} \times C_{ox}}{q} \tag{3.7}$$

## **3.2.3** Conductance Method

The  $D_{it}$  values can also be calculated by the conductance method as well [8]. It is known that interfacial defects do not immediately respond to the small signal change, but can be represented by a phase lag behind the signal. This can be modeled as a combination of resistor and capacitor in series, and their product is equal to interface time constant  $(\tau_{it})$ .  $\tau_{it}$  has the relationship with the physical model as shown in Equation (3.8),

$$\tau_{\rm it} = R_{\rm it} C_{\rm it} = f_{\rm o} (c_{\rm p} n_{\rm s})^{-1} \tag{3.8a}$$

$$C_{\rm it} = \frac{q^2}{KT} n_{\rm T} f_{\rm o} (1 - f_{\rm o})$$
(3.8b)

$$\frac{1}{R_{\rm it}} = G_{\rm it} = \frac{q^2}{KT} n_{\rm T} (1 - f_{\rm o}) c_{\rm p} n_{\rm s}$$
(3.8c)

$$f_o = \frac{1}{1 + g \times \exp[(E_{\rm T} - E_{\rm F})/K{\rm T}]}$$
 (3.8d)

$$C_{\rm it} = q^2 D_{\rm it}, q^2 = 1 \times 1.6 \times 10^{-19} (Coul^2)$$
 (3.8f)

where g is degeneracy factor,  $E_T$ - $E_F$  is the energy level difference between the trap energy level and the Fermi level, K is Boltzmann constant, T is temperature in kelvin. Capture

probability ( $c_p$ ) is the product of defect cross-section and thermal velocity.  $n_s$  is the majority carrier concentration in the depletion region.  $n_T$  is the interface defect density. Equation (3.8(a-c)) shows capacitance contribution due to interface states,  $C_{it}$ , is almost constant and is proportional to  $n_T$ . In Equation (3.8d) it is expected that  $f_o$  is almost constant, if it is assumed only defects near the Fermi level respond. For a shorter time constant  $\tau_{it}$ ,  $n_s$  is larger by shifting the corresponding Fermi level closer to the valence band edge. The interface conductance,  $G_{it}$ , on the other hand, is affected by the majority carrier density. The relationship between  $C_{it}$  and defects density is mathematically demonstrated in Equation (3.8(f)) [8]. E.H. Nicollian *et al.* [8]suggested that it is easier to obtain  $D_{it}$  in the depletion region. Since the mid gap conductance is influenced by the generation-recombination and weak inversion is influenced by the bulk loss, their physical model is more complicated to extract.

Conductance method relies on both CV and GV characteristics. In small area devices like 40  $\mu$ m × 40  $\mu$ m, the series resistance ( $R_s$ ) introduces the frequency dispersion of both the measured capacitance and conductance. Applying a simple approach can exclude the effect of  $R_s$  [58]. After obtaining the CV and GV data, the series resistance ( $R_s$ ) can be calculated by using Equation (3.9) in the strong accumulation region at 1MHz. The original measured capacitance ( $C_m$ ) and conductance ( $G_m$ ) values can be subsequently corrected to exclude the effect of  $R_s$  by using Equation (3.10). Additionally, without the knowledge of the impact of tunneling leakage current ( $G_t$ ), the uncertainty of the conductance measurement can cause errors in  $D_{it}$  estimation [59]. The new corrected conductance in the accumulation region can be obtained by subtracting  $G_t$  from  $G_c$ . To obtain  $G_t$ , IV is measured at slow ramping voltage and calculated the derivative of IV as

shown in Figure 3.8.

$$R_{\rm s} = \frac{G_{\rm ma}}{G_{\rm ma}^2 + \omega^2 C_{\rm ma}^2} \tag{3.9}$$

$$C_{\rm C} = \frac{(G_{\rm m+}^2 \omega^2 C_{\rm m}^2) C_{\rm m}}{a^2 + \omega^2 C_{\rm m}^2}$$
(3.10a)

$$G_{\rm c} = \frac{(G_{\rm m}^2 + \omega^2 C_{\rm m}^2)a}{a^2 + \omega^2 C_{\rm m}^2}$$
(3.10b)

$$a = G_{\rm m} - (G_{\rm m}^2 + \omega^2 C_{\rm m}^2) R_{\rm s}$$
(3.10c)



**Figure 3.8** dI/dV is the derivative from DC measurement of IV characteristics. This conductance is due to tunneling current. Small conductance signal is due to both tunneling current and interface states. When frequency is low enough, it converges to dI/dV.

Finally, the equivalent circuit shown in Figure 3.9(a) can be converted to the Figure 3.9(c) via an intermediate modeling step as shown in Figure 3.9(b) [60]. The relationship between  $D_{it}$  and the corrected data (removed the impact of substrate resistance) are shown in Equation (3.11). As the circuit in Figure 3.9(a) converts to Figure 3.9(b), one can summarize it in Equation (3.11a). After taking in account of the time constant dispersion, Equation (3.11a) can be rewritten as Equation (3.11b) [8].  $D_{it}$  can then be calculated at the peak of  $\frac{G_p}{\omega}$  as shown in Equation (3.11c), and  $\frac{G_p}{\omega}$  can be calculated by relating Figure 3.9(b) to Figure 3.9(c) through Equation (3.11d).



**Figure 3.9** (a) MOS-C model with the interface trap time constant ( $\tau_{it} = R_{it}C_{it}$ ), where  $C_{ox}$  is the oxide capacitance,  $C_s$  is the substrate capacitance,  $R_{it}$  and  $C_{it}$  are the interface defects induced resistance and capacitance, respectively. (b) Simplified circuit of (a),  $C_p$  and  $G_p$  are the equivalent capacitance and conductance in the substrate. (c) Circuit used for measurement after the correction,  $G_c$  is the corrected conductance and  $C_c$  is the corrected capacitance.  $D_{it}$  measurement by Labview program is shown in Figure 3.10.

$$\frac{G_{\rm p}}{\omega} = \frac{q^2 \omega \tau_{\rm it} D_{\rm it}}{1 + (\omega \tau_{\rm it})^2}$$
(3.11a)

$$\frac{G_{\rm p}}{\omega} = \frac{q^2 D_{\rm it}}{2\omega\tau_{\rm it}} \ln[1 + (\omega\tau_{\rm it})^2]$$
(3.11b)

$$D_{\rm it} \approx \frac{2.5}{q^2} \left(\frac{G_{\rm p}}{\omega}\right)_{max}$$
 (3.11c)

$$\frac{G_{\rm p}}{\omega} = \frac{\omega G_{\rm c} C_{\rm ox}^2}{G_{\rm c}^2 + \omega^2 (C_{\rm ox} - C_{\rm c})^2}$$
(3.11d)



Figure 3.10 Screen shot of Labview program for *D*<sub>it</sub> measuremrent.

# 3.2.4 Deep Level Transient Spectroscopy (DLTS)

DLTS method is a technique based on capacitance transient over time (C-t) [9]. It is originally developed by D. V. Lang. And subsequently used by K. Yamasaki to study MOS interface state[61]. Transient as a function of time is evaluated by applying a voltage pulse on the device to estimate interface or bulk defects in system. This phenomenon is also another version of measurement of CV hysteresis, and C-t is accurately measured the hysteresis at one specific voltage as Figure 3.11 shows.



**Figure 3.11** Two voltages, namely  $V_a$  and  $V_b$ , are alternatively applied on the gate stack. Capacitance was sampled at two different time  $t_1$  and  $t_2$  after voltage was returned to  $V_a$ . Normally, an observation of increased capacitance will happen if there is majority carrier emission from the traps at the interface.

The amplitude of C-t transient ( $\Delta C$ ) depends on voltage pulse, and an approximate interface defects density can be estimated by Equation (3.7), where  $\Delta V$  is obtained from CV characteristics. The transient profile is following exponential, when there is only one type of defects in system (one specific energy level). DLTS measure emission time of trap or defect rather than emission, which means devices usually biased in depletion condition first, then a pulse voltage change the system to accumulation

condition (fill interface or bulk trap with majority traps), finally bias device back to depletion condition. The simulations of two biased conditions are plotted in Figure 3.12.



**Figure 3.12** Band diagram at two different bias conditions for p type substrate are plotted for both MOS structure (SiO<sub>2</sub>/p type Si) and PN junction (n type CdS/p type CdTe): (a) MOS structure, bias voltage = 0 V, (b) MOS structure, bias voltage = -0.5 V (voltage difference between Si and SiO<sub>2</sub>);

The emission rate of the majority traps therefore can be monitored as a *C*-t signal. Inset of Figure 3.11 shows a typical applied voltage pulse sequence and measured capacitance over time. Conventionally, device usually is filled with majority carrier rather than minority carrier [62, 63], since filling rate of majority carrier is in range of  $\mu$ s and it is easier for implementation when considering multiple *C*-t transients are to be averaged. Additionally, DLTS is only able to detect half band of interface since pulse has to be in one direction. Equation (3.12) shows the relationship between defect energy level relative to the valence band.

$$\tau_p = 1/e_p = \frac{exp(\frac{E}{kT})}{T^2 \gamma_p \sigma_p}$$
(3.12)

 $E=E_{\rm T}-E_{\rm V}$  ( $E_{\rm T}$  is energy level of defect and  $E_{\rm V}$  is energy level of valence band), temperature T, and capture cross section  $\sigma_p$ , here subscript p stands for hole.  $\gamma_p$  is material dependent signature. When *C*-t is measured over wide range temperatures, time constant of defects changes as well, and it is illustrated in Figure 3.13. If transient capacitances were sampled by two sampling time  $t_1$ ,  $t_2$ , the difference of capacitance ( $\Delta C$ ) will have maximum when time constant of defect is equals to  $\frac{t1-t2}{ln(t2/t1)}$  as Equation (3.13) indicates.

$$\tau = \frac{t_1 - t_2}{ln(t_2/t_1)} \text{ at } \mathcal{C}_{\text{max}}$$
(3.13)

Where  $t_1$  and  $t_2$  can be set to have serval pairs of time constant and temperature  $(\tau, T)$ . Finally, Arrhenius plot can be obtained via Equation (3.12), the slope of it is the activation energy *E* and intercept is  $(\gamma_p \sigma_p)^{-1}$ .



Figure 3.13 Implementation of the rate window concept with a double boxcar integrator. The output is the average difference of the capacitance amplitudes at sampling times  $t_1$  and  $t_2$ .

Source: [64].

Although the advantage of DLTS is its capable of measuring energy levels of defects directly, it has several disadvantage as it is complex to implement. For example, it takes long time measurement (over hours), less accuracy of estimating defects density compared to conductance method, and not capable of measuring faster traps (depends on capacitance meter response time). Detection of defects in bandgap is limited to half of it, and defect type is limited to majority trap. Signal has overlap phenomenon [65].

## 3.2.5 Flicker Noise

Flicker noise is a very critical parameter regarding noise performance of MOSFET [66]
and it is seen that flicker noise is a formation of discrete random telegraph noise (RTN) [67]. Though it is considered a reliability issue, it can also be used as diagnostic tool for quality of oxide and interface in terms of defects [68]. The origin of flicker noise is still a mystery since there is no microscopic picture of it. Two competing theories exist: McWhorter model and Hooge model. McWhorter model is based on assumption that carriers in channel are fluctuated by trap and detrap process via dielectrics as described by Figure 3.14 [69]. Hooge model is originally derived from study of bulk of metallic material, and it was applied on transistor but it cannot adequately explain the experimental data. The noise was attributed to mobility fluctuation of carriers in the channel [70]. To explain more experimental data by a physical model, a unified model was proposed by Prof. Hu. The unified model correlated them by a scattering coefficient [71]. Figure 3.15 shows the how three models are developed from conductance fluctuation theory: The defects in oxide fluctuate the conductance in channel by either scattering or trapping/detrapping.



Figure 3.14 Carriers in channel are trapped and detraped from dielectric.



**Figure 3.15** To illustrate source of noise, McWhorter model is based carrier number fluctuation, and Hooge model is based on mobility fluctuation. Unified model correlated them by surface scattering process.

First step of analyzing flicker noise is to find correct model of the device. Both of models predict a bias dependence of flicker noise level as Equation (3.14-3.15) show. If it is more than adequate to use unified model, then fitting values will be between the values predicted by the two other models (-2 for McWhorter and -1 for Hooge model).

$$N_{t} = \frac{S_{id}C_{EOT}^{2}WLf(V_{g} - V_{th})^{2}\gamma}{q^{2}kTI_{D}^{2}}$$
(3.14)

$$\alpha_{\rm H} = \frac{fWLC_{EOT}|V_g - V_{th}|S_{id}}{qI_d^2}$$
(3.15)

The oxide trap density,  $N_t$  and Hooge empirical parameter ( $\alpha_H$ ) are given by [72], where q is the elementary electron charge, kT is the thermal energy,  $\gamma$  is the attenuation coefficient (10<sup>8</sup> cm<sup>-1</sup>), W is channel width, L is channel length,  $C_{EOT}$  is the gate dielectric capacitance per unit area,  $S_{id}$  is measured noise level, f is frequency point where noise level was sampled,  $I_d$  is drain current and  $V_g$ - $V_{th}$  is overdrive voltage.

### **3.2.6 IV Temperature Dependence**

Current voltage measured at various high temperatures can give defect energy level in the oxide if IV characteristic is temperature dependent, and barrier height if is just a tunneling process assisted by electrical field. Therefore, measuring IV at various temperatures is necessary to evaluate oxide quality regarding oxide traps and conduction band offset of gate/dielectrics or dielectrics/substrate. The transport mechanism in dielectrics can be Poole-Frenkele mission (PF), hopping conduction (HC), Fowler-Nordeim tunneling (FN), direct tunneling (DT), and thermionic-field emission (TE), ohmic conduction [73]. DT current is significantly dependent on oxide thickness only if the thickness is below 4 nm [74]. Therefore, it is not considered in this study (above 4 nm physical thickness). Ohmic conduction is valid in very low field region or when dielectric is broken, and it is not critical as well. PF, HC, TE mechanisms predicts a temperature dependent behavior of IV since the electron can tunnel or jump over the barrier by thermal energy. On the other hand, FN is a mechanism dependent only by its barrier shape, and usually valid at high electric field range. All the models need electric field information present in the dielectrics. Equation (3.16) shows electric filed in typical bilayer structure of dielectrics, which has to meet boundary conditions.

$$\varepsilon_{Al_2O_3} E_{Al_2O_3} = \varepsilon_{ZrO_2} E_{ZrO_2}$$
 (3.16a)

$$E_{Al_2O_3} t_{Al_2O_3} + E_{ZrO_2} t_{ZrO_2} + V_{FB} = V_{Gate}$$
(3.16b)

Where E is electrical filed,  $\varepsilon$  is dielectric constant, t is dielectric thickness,  $V_{\text{Gate}}$  is gate

voltage. The voltage consumed in substrate can be neglected when  $V_{\text{Gate}}$  biases MOS-C into accumulation or inversion region. Equation (3.17-3.20) list FN, HC, PF, TE carrier transport mechanism in dielectrics, where *m* stands for electron effective mass,  $\hbar$  is Plant constant divided by  $2\pi$ .  $A^*$  is effective Richardson constant. By using Equation (3.17), the barrier height ( $\phi_b$ ) can be extracted. In Equation (3.18), HC model gives tunneling distance between two trap sites (*a*) and activation energy ( $E_a$ ). PF can give trap energy level ( $\phi_t$ ), which has the same meaning as  $E_a$ . The TE model as Equation (3.20) can extract barrier height  $\phi_B$ , this barrier is typical and lower than  $\phi_b$  since electron can thermally overcome it.

$$J_{FN} = \frac{q^3 m_0}{16\pi^2 \hbar m_{ox} \phi_b} E^2 \exp\left(-\frac{4(2m_{ox})^{1/2}}{3q\hbar} \phi_b^{3/2} E^{-1}\right)$$
(3.17)

$$J_{HC} = qanvexp\left(\frac{qaE}{kT} - \frac{E_a}{kT}\right)$$
(3.18)

$$J_{PF} = q N_C \mu E exp\left(\frac{(q^3/\pi\varepsilon_r \,\varepsilon_o E)^{1/2} - q \phi_t}{kT}\right)$$
(3.19)

$$J_{TE} = A^* T^2 \exp\left(\frac{-q(\phi_B - \sqrt{qE/4\pi\varepsilon_r \varepsilon_o})}{kT}\right)$$
(3.20)

Detailed application of how to apply these models into real IV measurement will be discussed in Chapter 5.

### **3.2.7 Time Dependent Dielectric Breakdown (TDDB)**

Time dependent dielectric breakdown is a useful technique to study quality of dielectrics, since it is able to predict the oxide lifetime or total charge to breakdown dielectrics ( $Q_{BD}$ )

 $(Q_{BD} \text{ can be calculated by integrating current over time})$ . The value  $Q_{BD}$  was used instead of breakdown time  $(t_{BD})$  since its straight forward to evaluate oxide quality. A stress voltage is applied on MOS-C over time, and current is sampled until an observation of significant change occurs, which is an indication of oxide breakdown. The stress voltage usually is larger than the working voltage to accelerate breakdown process in order to have breakdown time  $(t_{BD})$  in  $10^{-2}$  s to  $10^{3}$  s. It has to be noticed that the maximum  $t_{BD}$ extend to a longer value, that is time consuming. The minimum value of  $t_{BD}$  is dependent on sampling rate of specific instrument. At specific stress voltage, a certain amount of devices are necessary to be measured for its statistical information, which can be explained by Weibull distribution as shown in Equation (3.21) [75], where  $\beta$  and  $\eta$  are shape parameter and they are constant. The final  $Q_{\rm BD}$  can be selected once 90% of devices are broken down. The charge to breakdown  $Q_{BD}$  and voltage acceleration factor (AF) are two parameters used to evaluate the oxide layer quality, and AF can be extracted by measuring  $Q_{BD}$  at several stress voltages as Equation (3.22) shows.  $\beta$  in Equation (3.21a) is dependent on oxide thickness and trap size  $(a_0)$  (Equation (3.23a)) [76], where  $\alpha$  is a parameter describing the correlation between  $t_{ox}$  and  $\beta$ . Moreover,  $\beta$  value is demonstrated to be linearly related to oxide thickness (Equation (3.23b)), where  $\gamma$  is the coefficient and  $t_{INT}$  is thickness of IL [77].

$$F(Q_{BD}) = 1 - \exp(-\frac{Q_{BD}^{\ \beta}}{\eta})$$
 (3.21a)

$$W \equiv \ln(-\ln(1-F)) = \beta \ln(Q_{BD}) - \ln(\eta)$$
(3.21b)

$$Q_{BD} = Q_o \exp(AF \cdot V) \tag{3.22}$$

$$\beta = \alpha \frac{t_{ox}}{a_o} \tag{3.23a}$$

$$\beta = \gamma (t_{ox} + t_{INT}) \tag{3.23b}$$

The measurement TDDB could be significantly different when gate voltage is in different polarity since electron can tunnel though dielectrics by different mechanism, especially for bilayer structure.

### **CHAPTER 4**

## OXIDE STRUCTURE-DEPENDENT INTERFACIAL LAYER DEFECTS OF HfAIO/SiO<sub>2</sub>/Si STACK ANALYZED BY CONDUCTANCE METHOD

### 4.1 Research Motivation for Al Doped HfO<sub>2</sub> as high-k Dielectrics

Recently HfO<sub>2</sub>-based high-k gate dielectrics have become more popular in the advanced semiconductor devices because of their large energy gap and thermodynamic stability with the Si substrate [78]. However, aggressive downscaling of effective oxide thickness (EOT) requires improvement when dealing with gate leakage current and dielectricsubstrate interfacial characteristics. At present, the fixed negative charge and interfacial layer defects of  $HfO_2/Si$  gate stacks with an interfacial layer (IL) are not as robust as that of the  $SiO_2/Si$  interface in earlier technologies. This degradation led to a reduction in carrier mobility because of the higher ( $\sim 10^{12}$  cm<sup>-2</sup>) interface state density as compared to SiO<sub>2</sub>/Si (<10<sup>11</sup> cm<sup>-2</sup>) due to additional scattering of carriers at the interface [3]. SiO<sub>2</sub>/Si interface constitutes a high-quality interfacial condition due to the amorphous structure and stoichiometric properties of SiO<sub>2</sub> even after 1100 °C annealing. It is well known that the interfacial layer defects are attributed to the Si dangling bonds at the interface and can be minimized by post metallization annealing (PMA) in forming gas (NH<sub>3</sub>). This observation was extensively studied by various groups and several quantitative assessments were reported [79, 80]. In the case of HfO<sub>2</sub>/Si, there is always a presence of an interfacial layer and the crystallization state of HfO<sub>2</sub> modulates the interface and its quality. Since HfO<sub>2</sub> tend to crystallize around 500 °C, the phase change process can highly impact the IL and the interface. Incorporation of Zr and Al in HfO<sub>2</sub> has been tried by various process conditions to enhance the dielectric quality and EOT downscaling

[81, 82]. It is reported that the amorphous to polycrystalline phase transition temperature can be increased by 400 °C-500 °C with the addition of Al [78]. This characteristic helps eliminate electrical and mass transport along the grain boundaries that reduces the leakage current. There are several other advantages when Al is incorporated into HfO<sub>2</sub>: an increase in dielectric constant, higher band gap, lower hysteresis, and reduction of electrical defects [83, 84]. It was reported by several groups through experiments and theoretical calculations that Al incorporated HfO<sub>2</sub> tends to crystallize to the tetragonal phase (t-HfO<sub>2</sub>) instead of the monoclinic phase (m-HfO<sub>2</sub>) [85-89]. Figure 4.1 shows schematic of the HfO<sub>2</sub>–Al<sub>2</sub>O<sub>3</sub> phase diagram.



**Figure 4.1** Schematic of the  $HfO_2-Al_2O_3$  phase diagram, the symbols represent the crystalline phases identified by electron diffraction in the films with different amounts of  $Al_2O_3$  after annealing at 1400 °C.

Souce:[85].

With the addition of Al<sub>2</sub>O<sub>3</sub> into HfO<sub>2</sub>, Park *et al.* [87] demonstrated an increased dielectric constant of the in ALD Hf aluminate films with (002) oriented tetragonal phase stabilization. For HfO<sub>2</sub>/Al<sub>2</sub>O<sub>3</sub> bilayer structures, Cho *et al.* [90] and Nishimura *et al.* [91] showed improved thermal stability for dielectrics annealed up to 900 °C. Incorporation of Al in alloy form provides better EOT downscaling potential and a reduced gate leakage current in comparison to bilayer form. But the impact of phase transition and Al diffusion

on the interface has not been extensively studied. N. Zhan et al. used deep level transient spectroscopy (DLTS) to study the HfAlO-Si interface under different PDA temperatures [92]. However, few reports are available about the impact on interface state density of Al incorporated HfO<sub>2</sub>-based oxides under specific annealing conditions leading to phase transition. Since the  $D_{it}$  is a critical parameter for advanced metal oxide semiconductor field effect transistors (MOSFET), its correlation with Al needs to be sufficiently explored. This chapter studies the role of a low percentage of Al, incorporated by  $HfAlO_x$ cap layer or by  $HfO_2$ - $HfAlO_x$ - $HfO_2$  multilayer, on the crystallinity phase of  $HfO_2$  and its impact on the interface state density  $(D_{it})$ . It was observed that the effect of the incorporation of lower permittivity aluminum prevented the oxide from crystallizing. This increased the annealing temperature and formed a high quality of oxide (lower EOT). At 800 °C annealing temperature, the oxide phase varied from amorphous to crystalline (tetragonal) or partial crystallization (tetragonal) by incorporating different Al concentrations [93]. It was also observed that  $D_{it}$  values are proportional to dielectric constant.

### **4.2 Device Information and Experimental Procedure**

MOS-C samples, prepared using 13 different process conditions, are listed in the Table 4.1. Nine samples on the left with four additional samples on the right. T1 implies no post deposition annealing (PDA), T2 implies PDA at 680 °C, T3 implies PDA at 800 °C. PDA is done in  $N_2$  environment. A5% means Al/(Al+Hf) equals to 5 %. Oxide deposition layers with cycles are shown. Cy stands for cycles. The 4 additional samples have same temperature and oxide deposition configuration corresponding to the sample in left

column in the same row, otherwise stated. The differences are listed in the comments column.

All the samples have 8 angstroms of interfacial layer SiO<sub>x</sub>, intentionally deposited on the Si substrate by ozone treatment prior to depositing the high-k layer by atomic layer deposition (ALD) in a 300 mm TEL Trias<sup>TM</sup> cleanroom tool at TEL Technology Center. A set of the samples were annealed in N<sub>2</sub> environment at temperatures ranging from 680 °C to 800 °C for 60 s in a clustered rapid thermal annealing chamber without a vacuum break. 5 nm metal gate was then deposited by ALD TiN followed by 50 nm physical vapor deposition (PVD) TiN. The substrate was of p-type Si with (001) orientation. The doping concentration was approximately  $10^{15}$  cm<sup>-3</sup>. More details of the process conditions can be found in the report by Tapily *et al.* [93]. Choi *et al.*'s work [94] describes the effect of the annealing environment N<sub>2</sub> or O<sub>2</sub> on EOT, crystallinity, leakage current, interface trap density and hysteresis. Figure 4.2 shows gate stack structure information.



Figure 4.2 Typical MOS structure in this study. (a) cap structure, (b) sandwich structure.

At least six MOS capacitors (MOS-C) from each of sample type with an area of 40  $\mu$ m×40  $\mu$ m were investigated using high precision LCR meter HP4284. The capacitance-voltage (CV) and conductance-voltage (GV) characteristics were obtained

from 5 KHz to 1 MHz. Because of the highly instability of capacitance characteristics at low frequencies, 5 KHz was selected as the lowest frequency for the measurements. It was expected that a frequency of 5 KHz would prevent any errors in estimation of  $D_{it}$ results. Gate voltage was swept from inversion to accumulation (1 V to -1.5 V) with a 0.1 V step voltage. The amplitude of the small AC signal was kept at 5 mV. It is known that smaller step voltage during measurements contributes to accurate  $D_{it}$  values in the depletion region and the lower frequency limit extends the probing region to mid gap for  $D_{\rm it}$  estimation. In this work, the selection of step voltage and the lowest frequency range can accurately predict the D<sub>it</sub> values in the depletion region. After obtaining the CV and GV data, the series resistance  $(R_s)$  was calculated by using Equation (3.9) in the strong accumulation region at 1MHz [58].  $R_s$  was found to be in the range of 1K $\Omega$  to 2K $\Omega$ . The original measured capacitance  $(C_m)$  and conductance  $(G_m)$  values were subsequently corrected to exclude the effect of  $R_s$  by using Equation (3.10) [58]. The leakage current density was also measured at  $V_{\text{FB}}$  – 1 V to monitor whether HfAlO layer is crystallized or not. Figure 4.3 shows overall flow of the measurement.



Figure 4.3 Steps calculating  $C_c$ ,  $G_c$  and  $D_{it.}$ 

Sample ID	Oxide deposition	Sample ID	Comment	
	configuration	Sample ID	Comment	
T1	40 Cy HfO		N/A	
<b>T1-A0%</b> <sup>a</sup>	40 Cy HfAlO			
T2-A0%	40 Cy HfAlO	S-T2-A0% <sup>c</sup>	SPAN <sup>d</sup> instead of PDA	
T2-A5%	20 Cy HfO + 20 Cy HfAlO	S-T2-A4.8%	SPAN before PDA	
<b>T2-A4.5%</b> <sup>b</sup>	20 Cy HfO + 20 Cy HfAlO		NT/A	
Т3	40 Cy HfO		N/A	
T3-A2.4%	$20 C_{\rm M}$ $\rm HfO \pm 10 C_{\rm M}$ $\rm HfA 1O$	S T2 A0 60/	10 Cy HfO + 10 Cy	
	50 Cy 1110 + 10 Cy 111A10	5-15-AU.070	HfAlO+ 20 cy HfO	
T3-A4.2%	$20$ C $110$ $\pm 20$ C $110$	S T2 A2 (0/	10 Cy HfO + 20 Cy	
	20 Cy HIO + 20 Cy HIAIO	S-13-A2.0%	HfAlO +10 cy HfO	
T3-A6.6%	10 Cy HfO + 30 Cy HfAlO		NA	

Table 4.1 List of Process Information of 13 HfAlO Samples

<sup>a</sup> A0% means no Al (less than 0.2 %) is detected by X-ray photoelectron spectroscopy (XPS)

with open Al source.

<sup>b</sup> This sample actually did PDA at 700 °C, but the electrical property shows no difference from other 680 °C PDA sample.

<sup>c</sup> S stands for special case. The reason of they are categorized into special is either annealing method or no HfAlO cap.

<sup>d</sup> SPAN is Slot Plane Antenna in N<sub>2</sub> environment.

## 4.3 CV, GV, EOT, Dielectric Constant, Leakage Current Density, D<sub>it</sub> and V<sub>FB</sub>

Figure 4.4 and Figure 4.5 show the comparison between the corrected and measured values of capacitance and conductance, respectively. In the accumulation region large dispersion was observed in capacitance (Figure 4.4). After the correction, the corrected capacitance,  $C_c$  shows less dispersion than the measured capacitance,  $C_m$ . Similarly, the corrected conductance,  $G_c$  shows no dispersion and converged to zero in the accumulation region because there was no significant leakage conductance ( $G_t$ ). The conductance bump in the depletion region is mainly due to the interfacial defects (Figure 4.5). Therefore, it is

clear that the effect of  $G_t$  can be neglected in the measurement. It was further suggested that if the bump in the depletion region was impacted by the dispersion, the correction to series resistance was required and the tunneling or leakage current should be monitored in the accumulation region. If they were comparable to the conductance in the depletion region, then it is necessary to subtract the leakage conductance from the corrected conductance [59].



**Figure 4.4** Capacitance data of the sample fabricated by depositing 10 cycles of HfAlO as a cap layer on the 30 cycles of HfO (T3-A2.4%), where the corrected capacitance.  $C_{c}$ , show less frequency dispersion as compared to the measured capacitance,  $C_{m}$ . Inset figure is the corresponding band diagram when gate voltage equals to -1 V.



**Figure 4.5** Conductance data of the sample fabricated by depositing 10 cycles of HfAlO as a cap layer on the 30 cycles of HfO (T3-A2.4%), where the corrected conductance,  $G_c$  in the accumulation region is much smaller than in the depletion region. However, the measured conductance,  $G_m$ , show frequency dispersion in the accumulation region. Inset figure is the corresponding band diagram when gate voltage equals to -0.5 V.

The EOT and  $V_{\rm FB}$  values were calculated by the software CVC-7.0 developed by Hauser *et al.* [95] using the corrected capacitance,  $C_{\rm c}$ . Without any capacitance corrections one can use the capacitance measured at 100 KHz for better accuracy. The results are listed in Table 4.2. Physical thickness and leakage current information were supplied by the TEL Technology Center. The  $D_{\rm it}$  values were calculated by the conductance method [8].  $\frac{G_{\rm p}}{\omega}$  as a function of frequency at different bias voltages is plotted in Figure 4.6. Four peaks can be observed when the voltage step is 0.05 V. If the voltage step is changed to 0.1 V at least one of the peaks observed in Figure 4.6 can still be visible in the present frequency range (not shown). The surface band bending ( $\psi_s$ ) can be generated by the software CVC-7.0.<sup>21</sup> A small error can be introduced since the CVC software assumed a perfect interface without any  $D_{it}$ . The frequency range used here can only depict that the  $\frac{G_p}{\omega}$  peaks around the middle of intrinsic Fermi level and the Fermi level of the substrate at the interface in the depletion region. This demonstrated that our  $D_{it}$  was valid in the surface potential around  $\phi_s = -0.2$  V, where  $\phi_s = (E_F - E_i)/KT$  at the interface (Figure 4.6 inset). The bulk potential ( $\phi_B$ ) of the devices were found to be around -0.3 V. Figure 4.7 shows the corrected conductance ( $G_c$ ) of 13 different samples as a function of the gate voltage. The peaks observed here are consistent with the  $D_{it}$ calculated in Table 4.2. The higher the conductance peak the higher the  $D_{it}$ . Therefore, Figure 4.7 further validates the measured  $D_{it}$  results.



**Figure 4.6**  $\frac{G_p}{\omega}$  is plotted by sweeping both frequency and gate voltage. The inset shows band diagram.  $E_c$ ,  $E_i$ ,  $E_F$  and  $E_v$  are the conduction band, intrinsic level, Fermi-level and valence band, respectively.



Figure 4.7 The corrected conductance  $(G_c)$  values of 13 different samples are plotted as a function of gate voltage.

The dielectric constant of the HfAlO was estimated by Equation (4.1). Interfacial layer is SiO<sub>2</sub> and hence was assumed to be 3.9. The interfacial layer thickness was measured by the X-ray photoelectron spectroscopy (XPS) and is found to be around 0.6 nm after post-treatment as shown in. The structure of the insulator can be speculated by relating the dielectric constant to the known and well calculated structure (dielectric constant 21 as amorphous phase 29 as cubic phase, 70 as tetragonal phase) [88]. The leakage current density  $(J_g)$  that represents the formation of grain boundaries during initial crystallization process is close or above  $0.01 \,\mathrm{A} \cdot \mathrm{cm}^{-2}$ . Otherwise, it can be considered that dielectric is either partially crystallized or amorphous. Tapily et al. reported the details of the physical characterization of these samples [93]. HfAlO crystallization temperature as a function of the Al concentration was investigated by an in-situ XRD (X-Ray Diffraction) characterization unit. Around 6 % Al/(Al+Hf) concentration kept the HfAlO partially crystallized when the annealing temperature was 800 °C. The phase change in the oxide was interpreted by grazing incidence X-ray diffraction (GIIXRD) spectra [93]. As-deposited oxides were amorphous regardless of Al concentration. On the other hand, HfAlO tends to crystallize to a mix of tetragonal and cubic phase rather than the monoclinic phase when the low percentage of Al is incorporated into the HfO<sub>2</sub>. The combined use of the near edge X-ray absorption fine structure (NEXAFS) of O absorption and the pair distribution function determined from grazing incidence extended X-ray absorption fine structure (GI-EXAFS) of Hf absorption were used for determining the phases present in the ultra-thin Al-doped HfO films [93]. Tetragonal phase data fits better than cubic phase. Therefore the dielectric constant of samples could be of any value between 21 and 70 if the possibility of mixed phase is

considered.

$$\frac{1}{C_{\text{total}}} = \frac{1}{C_{\text{SiO}_2}} + \frac{1}{C_{\text{oxide}}}$$
(4.1a)

$$\frac{EOT}{K_{\rm SiO_2}} = \frac{t_{oxide}}{K_{\rm oxide}} + \frac{t_{IL}}{K_{\rm SiO_2}}$$
(4.1b)

$$K_{\text{oxide}} = \frac{t_{\text{oxide}}}{\frac{EOT}{K_{\text{SiO}_2}} - \frac{t_{\text{IL}}}{K_{\text{SiO}_2}}}$$
(4.1c)

# Table 4.2 List of Results of 13 HfAlO Samples

Sample ID	V <sub>FB</sub> (V)	EOT (nm)	J <sub>g</sub> (A/cm <sup>2</sup> )	IL (A) by xps	HfO <sub>2</sub> thickness (Å)	Al/(Al+Hf) %	K	$D_{\rm it}({\rm cm}^{-2}{\rm eV}^{-1})$
T1	-0.22	1.10	0.0049	5.02	32.42	0.0	21	2.76×10 <sup>11</sup>
T1-A0%	-0.23	1.08	0.0099	4.86	32.47	0.0	21	2.88×10 <sup>11</sup>
T2-A0%	-0.46	1.03	0.0193	5.76	32.40	0.0	28	4.81×10 <sup>11</sup>
T2-A5%	-0.38	1.09	0.0011	6.03	32.54	5.0	26	3.74×10 <sup>11</sup>
T2-A4.5%	-0.37	1.08	0.0016	6.11	31.91	4.5	27	3.88×10 <sup>11</sup>
Т3	-0.48	1.03	0.0114	6.09 <sup>a</sup>	28.54 <sup>a</sup>	N/A	26	5.50×10 <sup>11</sup>
T3-A2.4%	-0.58	0.87	0.0086	6.95	31.59	2.4	70	1.27×10 <sup>12</sup>
T3-A4.2%	-0.53	0.90	0.0036	7.15	31.03	4.2	65	9.56×10 <sup>11</sup>
T3-A6.6%	-0.50	1.02	0.0015	6.95	31.77	6.7	38	5.41×10 <sup>11</sup>
S-T2-A0%	-0.35	0.98	0.0092	6.86	32.38	0.1	42	4.09×10 <sup>11</sup>
S-T2-A4.8%	-0.34	1.06	0.0015	6.61	32.15	4.8	31	3.69×10 <sup>11</sup>
S-T3-A0.6%	-0.52	0.89	0.0101	6.45	31.22	0.6	50	9.54×10 <sup>11</sup>
S-T3-A2.6%	-0.48	0.91	0.0038	7.25	31.24	2.6	66	7.46×10 <sup>11</sup>

<sup>a</sup> Thickness were measured by X-ray Reflectivity(XRR) instead of XPS.

<sup>b</sup> Aluminum concentration was measured by XPS.

### 4.4 Discussion on the Role of Aluminum in HfO<sub>2</sub>

To investigate the role of the aluminum on EOT, the dielectric constant of all the samples were estimated. The dielectric constant of both the 40 Cy HfO and 40 Cy HfAlO samples without the PDA anneal (T1 and T1-A0%, respectively, (Table 4.1)) is ~21. This is close to both theoretical values and the reported experimental results of amorphous HfO<sub>2</sub> [96, 97]. The observed flatband voltage,  $V_{FB}$  for both the devices is approximately -0.22 V. The $D_{it}$  was found to be the lowest of all the samples (~3 × 10<sup>11</sup> eV<sup>-1</sup>cm<sup>-2</sup>) because of the reduced interface roughness and a good stoichiometric interface. Next group of samples, 40 Cy HfAlO annealed at 680 °C and 40 Cy HfO annealed at 800 °C (T2-A0% and T3, respectively), have a dielectric constant of 28 and 26, respectively. It was reported by C. Zhao *et al.* that a 3 nm HfO<sub>2</sub> stack crystallizes at 600 °C [98]. It is possible that these two samples were crystallized. This can be further confirmed by the leakage current measurements listed in Table 4.2.

To evaluate the possible crystallization, the leakage current density of annealed samples were plotted as a function dielectric constant as shown in Figure 4.8. The samples above the blue line are considered to be crystallized, since a high leakage current density was induced by formation of grain boundaries. The samples that were not crystallized or only partially crystallized follow a linear trend. Oxides with higher dielectric constant have smaller band gap, which can also cause a relatively higher leakage current (Figure 4.8).



**Figure 4.8** Leakage current density measured at gate voltage ( $V_{FB}$ -1 V). The results of 13 samples which were annealed at the temperatures 680 °C and 800 °C, are plotted as a function of dielectric constant.

The  $V_{\rm FB}$  of devices anneal at 800°C were found to be around -0.47 V. It is believed that negative fixed charge existed in as-deposited dielectrics. Chlorine from the precursor is a possible candidate to contribute to the oxide charge [99, 100]. However, the dielectric constants of these two sample types are not as low as 16 as in the case of monoclinic HfO<sub>2</sub> (m-HfO<sub>2</sub>). It is, therefore, possible that some residual aluminum atoms (not detected by XPS) contributed to the formation of tetragonal phase that increased the dielectric constants (Figure 4.8), which is in between the range of amorphous (~21) and tetragonal phase (70) [88]. The  $D_{\rm it}$  values of these devices are close to  $5 \times 10^{11} \,\mathrm{eV^{-1} cm^{-2}}$  showing a marginal increase compared to T1 and T1-A0% as described earlier.

When the samples 20 Cy HfO + 20 Cy HfAlO (T2-A5%) and 20 Cy HfO + 20 Cy HfAlO (T2-A4.5%) were subjected to a 680  $^{\circ}$ C PDA and a 700  $^{\circ}$ C PDA, respectively, no

significant variation in the electrical measurements were observed. About 5% and 4.5% Al was detected in the samples T2-A5% and T2-A4.5%, respectively. The dielectric constants of these two samples simply represent the impact of Al presence in HfO<sub>2</sub>. Even though the dielectric constant of these samples is in the same range as that of T2-A0% and T3 as mentioned above, the partial crystallization process with higher Al concentration does not decrease the dielectric constant significantly. But the observed leakage current in the partially crystallized structures T2-A5% and T2-A4.5% is approximately one tenth of the crystallized T2-A0% and T3 samples (Figure 4.8 and Table 4.2). The observed  $V_{\rm FB}$  shifts for both the samples were about 0.1 V in the positive direction, possibly due to the negative fixed charge contributed by the Al accumulation at the HfAlO-Si interface [101, 102]. The  $D_{\rm it}$  moderately decreased to a level of  $4 \times 10^{11} \, {\rm eV}^{-1} {\rm cm}^{-2}$ .

While the PDA temperature was maintained at 800 °C the samples 40 Cy HfO, 30 Cy HfO + 10 Cy HfAlO, 20 Cy HfO + 20 Cy HfAlO, and 10 Cy HfO + 30 Cy HfAlO (T3, T3-A2.4%, T3-A4.2%, and T3-A6.6%, respectively, (Table 4.1)) with different percentage of Al concentrations were incorporated via different stack structures. Dielectric constant of the sample T3-A2.4% is found to be ~70. It is clear that this sample was crystallized to the tetragonal phase giving a very high dielectric constant [88]. The leakage current for this sample was found to be > 0.01 A  $\cdot$  cm<sup>-2</sup> which further confirms maximum crystallization (Figure 4.8). The  $D_{it}$  is highest among all the 13 samples (1.2 × 10<sup>12</sup> eV<sup>-1</sup>cm<sup>-2</sup>). This high  $D_{it}$  value possibly is the reason of shifting  $V_{FB}$  to negative direction about 0.06 V, if the interface defect is below the intrinsic Fermi level ( $E_i$ ) are positively charged. With further increase in the Al concentration, the samples

T3-A4.2% and T3-A6.6% tend to limit the crystallization process. The values of  $V_{\rm FB}$ , dielectric constant, leakage current and  $D_{\rm it}$  clearly represent partial crystallization (Figure 4.8 and Table 4.2). The  $D_{\rm it}$  of the sample T3-A6.6% is reduced to the level of  $5 \times 10^{11} \,\mathrm{eV^{-1} cm^{-2}}$  to representing a more amorphous structure of the dielectric.

The behavior and the structural properties of the additional four samples need to be addressed individually. Some of the 40 Cy HfAlO samples (S-T2-A0%) were subjected to SPAN instead of PDA. Typically SPAN was carried out at a much lower temperature than PDA. SPAN densifies the dielectric layer and prevents the regrowth of interfacial layer. Due to low temperature processing, SPAN treatment partially reduced the fixed oxide charge as observed by the flat band voltage value,  $V_{\rm FB} = -0.35$  V, which is less than any of samples annealed at 800 °C (i.e. T3:  $V_{\rm FB} = -0.46$  V). The 20 Cy HfO +20 Cy HfAlO sample was subjected to SPAN prior to PDA at 680 °C (S-T2-A4.8%). The SPAN exposure moderately increases the dielectric constant, while no significant difference was noticed in other characteristics.

Two of the samples, 10 Cy HfO + 10Cy HfAlO + 20 cy HfO (S-T3-A0.6%) and 10 Cy HfO + 20 Cy HfAlO +10 cy HfO (S-T3-A2.6%) were prepared when the HfAlO layer was sandwiched in the middle instead of at the top as a cap layer. When subjected to 800 °C annealing, possible non-uniform distribution of Al in the dielectric layer led to the lower Al concentration at the top of the dielectric whereas moderately higher concentration at the interfacial layer is expected. This is possibly due to partial out diffusion of Al through HfO<sub>2</sub> layer. Because of possible non-uniform distribution of Al, it is difficult to correlate the dielectric constant with observed interface state.



**Figure 4.9** The interface state density  $(D_{it})$  values are plotted as a function of the dielectric constant of 13 samples.

Figure 4.9 shows the  $D_{it}$  values as a function of dielectric constant for different samples. As discussed earlier, the dielectric constant increases with crystallization towards the complete tetragonal phase, favored by Al. Increased dielectric constant of the dielectric adjacent to the interface tends to increase the interface state density,  $D_{it}$ . As can be seen from Figure 4.9, the  $D_{it}$  values of all 800 °C-annealed samples are in between the level of sample T3 (No annealing) and T3-A2.4% ( $5 \times 10^{11} \sim 1.2 \times 10^{12} \text{ eV}^{-1} \text{ cm}^{-2}$ ). The  $D_{it}$  values increase with the crystallization of the dielectric, as the amorphous film shows the lowest  $D_{it}$  values while the  $D_{it}$  values are the highest at maximum crystallization. The  $D_{it}$  of the samples that were not completely crystallized shows an almost linear function of dielectric constant as they plotted along the dashed line (Figure 4.9). The samples T2-A0%, T3, S-T3-A0.6% and T3-A2.4% were crystallized and demonstrate a higher leakage current and a comparatively higher  $D_{it}$  values. show a dielectric constant greater than the samples with only subjected to the PDA process.



**Figure 4.10** The interface state density ( $D_{it}$ ) as a function of the Al/(Al+Hf) % of 13 samples are plotted. Data points within the dashed line are the 3 samples where Al was introduced by HfAlO as the cap layer on HfO<sub>2</sub>. Data points in solid line are the 2 samples where Al was introduced by sandwiching HfAlO inside the HfO<sub>2</sub> stack.

The  $D_{it}$  and  $J_g$  values as a function of Al/(Al+Hf) at different PDA temperatures are shown in Figure 4.10 and Figure 4.11, respectively.  $D_{it}$  as a function of the Al concentration shows (Figure 4.10) that the as-deposited sample without any PDA with 0 % percent Al has the lowest value of  $D_{it}$ . All devices subjected to 680 °C PDA have the  $D_{it}$  values around  $4 \times 10^{11} \text{ eV}^{-1} \text{ cm}^{-2}$  irrespective of the Al concentration. Most of these devices have an Al/(Al+Hf)% either 0 % to 4 %. The dielectric constant of samples annealed at 680 °C PDA is ~ 28 regardless of the Al doping level (Table 4.2). Since it lacks the XPS data of Al/(Al+Hf)%, which is between 0 % to 4 %, a more detailed investigation, is, therefore, required for Al concentration spanning from 0 % to 4 %. Considering sample T3 (no Al) as a reference, samples with an 800 °C annealing show an initial increase in the  $D_{it}$  with Al incorporation but  $D_{it}$  values decrease with the increase of the Al concentration regardless of the deposited stack configuration (sandwich or cap). It can be observed from that the dielectric constant initially increases with the Al concentration but subsequently decreases after going through a peak at 2 %. The  $D_{it}$  values, therefore, can possibly be reduced to the level that of the amorphous oxide if Al concentration is high enough. This phenomenon further suggest that it is preferred to relate  $D_{it}$  to the dielectric constant rather Al concentration as shown in Figure 4.9. The  $D_{it}$  difference, caused by gate stack configuration (cap or sandwich) during oxide deposition as shown in Figure 4.10, clearly suggest Al distribution in the dielectric can impact the interface state density. This property could be utilized to produce high quality devices. Sample S-T3-A2.6% is a typical example out of 13 samples: it has low EOT, high dielectric constant, low leakage current and moderate  $D_{it}$  value.



**Figure 4.11** The leakage current density  $(J_g)$  measured at the gate voltage  $(V_{FB}-1 \text{ V})$  as a function of the Al/(Al+Hf) % of 13 samples is shown as a function of Al concentration. Dashed dot line and dashed line follow the trend of  $J_g$  varies with different Al doping level at 680 °C PDA and 800 °C PDA, respectively.

Figure 4.11 shows a comparison of the leakage current density, at a gate voltage  $(V_{FB} - 1 \text{ V})$ , as a function of Al concentration for 13 sets of samples. Incorporation of higher concentration of Al could exponentially reduce the  $J_g$ . Moreover, samples formed by SPAN process show lower  $J_g$ . It was mentioned earlier that SPAN could significantly increase the dielectric constant even with an increase of high fixed charge density. It is worth to point out again, Al doping can enhance the quality of the oxide (lower EOT or higher dielectric constant), as Al increased the crystallized temperature. The fixed charge density could be reduced due to the benefit of higher annealing temperature. HfAlO prefer to remain amorphous at 800 °C PDA if the doping level of Al is above 6 % as shown by the dash-line in Figure 4.11.

In summary, it was observed that the  $D_{it}$  value is a function of the dielectric

constant in Al incorporated HfO<sub>2</sub>. The  $D_{it}$  is also directly related to the structure of dielectric. This is in contrast to the SiO<sub>2</sub>/Si where SiO<sub>2</sub> is always amorphous under the conventional fabrication process. Even though the interfacial layer of our samples is chemically prepared, it does not act as a perfect insulator as the thickness is close to the atomic level [80]. The carriers in the Si substrate can respond to the HfAlO, and the trapping and de-trapping of carrier process is affected by the HfAlO structure. In addition, small percentage of Al is mainly responsible to change the structure of HfO<sub>2</sub> from amorphous to crystalline. The amorphous structure has lowest  $D_{it}$  (2.76 × 10<sup>11</sup> eV<sup>-1</sup>cm<sup>-2</sup>) whereas t-HfO<sub>2</sub> has the highest  $D_{it}$  (1.27 × 10<sup>12</sup> eV<sup>-1</sup>cm<sup>-2</sup>). The  $D_{it}$  results of other structures are within the range from lowest to highest value. It is concluded that increasing the dielectric constant of high-k gate dielectrics comes with a price, higher  $D_{it}$  that decreases the channel mobility.

### **CHAPTER 5**

## ELECTRICAL CHARACTERIZATION OF DRY AND WET PROCESSED INTERFACE LAYER IN Ge/HIGH-K DEVICES

#### 5.1 Research Motivation for Interface Treatment of high-k/Ge

It is well known that the motivation to study Ge devices is due to high hole and electron mobility, in comparison with silicon, besides the process and integration compatibility compared to that of III-V materials. Ge devices with different high-k gate dielectrics like HfO<sub>2</sub>, ZrO<sub>2</sub>, Al<sub>2</sub>O<sub>3</sub>, GeON have been demonstrated. Mobility above 300 cm<sup>2</sup>V<sup>-1</sup>s<sup>-1</sup> has been reported for Ge PMOS [103]. On the other hand, Ge NMOS has exhibited poor drive current and low mobility [104]. One possible reason is due to the quality of the gate oxide/substrate interface. Large interface defect density may pin the Fermi level, capacitance-voltage (CV) and conductance-voltage (GV) data, show that they no longer behave like traditional MOS capacitor [105]. In addition, implementing the process in 300 mm wafers for manufacturing adds to the complexity. Even though Ge/high-k interface has been extensively studied, the high leakage current associated with these gate stacks continue to introduce frequency dispersion and hysteresis in CV and GV characteristics [14, 106]. This dispersion severely limits the understanding the interface and accurate estimation of interface state density,  $D_{it}$  and equivalent oxide thickness (EOT). Low temperature measurement offers a solution to the frequency dispersion issue, which is extensively studied here.

Conventionally, device information like EOT,  $V_{FB}$ , bulk doping and surface potential as a function of gate voltage can be obtained by CV measurement at a specific frequency, which is usually 100 KHz. However, this is carried out under a few important

assumptions: (i) substrate resistance is zero; (ii) no or minimal interface defects exist; (iii) minority carrier generation rate can't follow this specific frequency; and (iv) leakage current is small enough not to disturb the CV measurements at this specific frequency. Even Si substrate is not able to satisfy all these assumptions. Due technology scaling, substrate resistance became larger, varied from few ohms to kilo ohms, which causes frequency dispersion in the accumulation region [58, 107]. Interface defects cause frequency dispersion in the depletion region (Silicon device) [108]. Thirdly, due to the advanced process technology (there are less bulk defects existing in Si substrate compared to Ge) [109] and large bandgap (1.12 eV), typical majority carrier response time is range from 0.01s to 1s [110]. Minority carrier cannot follow 1 Hz frequency if substrate is undoped [52]. Therefore there is no frequency response in the inversion region. The DC leakage current can further disturb the CV measurement, and it is necessary for it to be effectively monitored before further calculation. As discussed, reciprocally, the dispersion of capacitance and conductance at wide range of frequency (100 Hz to 1 MHz) can be utilized to calculate the  $R_s$ , the substrate resistance, and  $D_{it}$ , the interface defect density, as long as the last two assumptions are appropriate. This process is typically followed to extract the information from silicon devices.

Ge devices, however, are not yet ready for this simple evaluation process. There are two main reasons: (i) Large interface density (larger than  $10^{12}$  cm<sup>-2</sup>eV<sup>-1</sup>) [11] that causes Fermi level more or less pinned [111] and (ii) Small bandgap (0.67 eV) that allows fast minority carrier generation and large leakage current [112]. The first flaw of high-k/Ge devices is a paradox when study the interface state density in these devices. In other words, larger interface defect density changes device attributes. Both low density

and high density of defects are difficult to be measured correctly. It is, therefore, important to make sure that there exist three distinctive regions (accumulation, depletion, and inversion) that can be observed in the CV measurement. The second flaw is quite significant for Ge devices, which is not as relevant in silicon. The data, as shown later, is easy to obtain in inversion region for Ge devices at moderate frequencies due to the small bandgap and low bulk defects in Ge substrate. It is, therefore, imperative to study the Ge devices at lower temperatures such that the second flaw can be more or less addressed. More importantly, a temperature scan means one additional dimension to the measurement that definitely benefits the data analysis.

### **5.2 Device Information and Experimental Procedure**

MOS capacitors were fabricated on 300mm p-type Ge epitaxially grown on Si with a graded SiGe buffer layer. After Ge epi, the samples were subjected to three interface formation: (i) chemical oxidation (Chemox); (ii) The native oxide on the epi Ge wafers was removed using a TEL Certas<sup>TM</sup> chemical oxide removal (COR) process followed by 1 nm oxide by TEL slot-plane-antenna (SPA) plasma oxidation COR+SPAO<sub>x</sub>; and (iii) COR followed by vapor O<sub>3</sub> treatment (COR+O<sub>3</sub>). A bilayer ALD 1nm Al<sub>2</sub>O<sub>3</sub>/3.5nm ZrO<sub>2</sub> was deposited in-situ in a 300 mm TEL Trias<sup>TM</sup> cleanroom tool. Al<sub>2</sub>O<sub>3</sub> was selected as it is known to have nucleate effectively and forms better interface with germanium. Figure 5.1 shows structure of MOS-C. Since the dielectric constant Al<sub>2</sub>O<sub>3</sub> is not high enough ZrO<sub>2</sub> was used to achieve better EOT scaling and electrical performance. The ALD Al<sub>2</sub>O<sub>3</sub> layer was grown using trimethyl Aluminum as Al precursor and tetrakis (ethylmethylamido) zirconium as the Zr precursor. H<sub>2</sub>O was used as the oxidant in both

cases at a deposition temperature of  $250 \,^{\circ}$ C. Low temperature ALD deposition has achieved better characteristics. In our case  $250 \,^{\circ}$ C deposition temperature was used for better high-k/Ge interface. ALD TiN was used as the metal gate. The electrical characterization (CV and GV) was performed using HP4284 LCR meter, capacitance transient (*C-t*) were performed by Booton 7200 and the low temperature measurements were performed by using LakeShore Model 335 temperature controller. The device size is 100 µm×100 µm if not specified.



Figure 5.1 Structure of MOS capacitor of high-k/Ge.

In this work, for the first time CV and GV characteristics of Ge/ALD 1nm- $Al_2O_3/ALD$  3.5nm-ZrO<sub>2</sub>/ALD TiN MOS capacitors were measured on 300 mm wafers with three different interface treatments. HP4284 LCR meter was used for the measurement at frequencies range from 100 Hz to 1 MHz and at five different temperatures (100 K, 150 K, 200 K, 250 K, 300 K). The interface treatments are

(i) simple chemical oxidation (Chemox); (ii) chemical oxide removal (COR) followed by 1 nm oxide by slot-plane-antenna (SPA) plasma (COR&SPAO<sub>x</sub>); and (iii) COR followed by vapor O<sub>3</sub> treatment (COR&O<sub>3</sub>). The Chemox is wet process. The other two types of samples are dry processed. The EOT,  $V_{FB}$ , bulk doping, surface potential, and interface quality are calculated and the results were discussed with reference to the processing conditions after correcting the CV and GV data. Additionally,  $D_{it}$  was estimated by conductance method, capacitance spectroscopy and deep level transient spectroscopy (DLTS) to study the interface treatment and its impact on defects.

### 5.3 EOT, V<sub>FB</sub>, N<sub>A</sub>, Low Temperature CV, Surface Potential and D<sub>it</sub> Estimation

Figure 5.2(a) shows the CV plots of the Chemox sample at ten different frequencies measured at room temperature. Since 4284 LCR meter was programmed to conduct capacitance measurement at 10 different frequencies per voltage, the sweep rate is very low (approximately 5 s). The sweep was done from inversion to accumulation region. The frequency dispersion in the negative region (accumulation region) is due to the substrate resistance. However, it is not all about  $R_s$ . It is because before any evidence, one can easily argue about capacitance values in the accumulation region. After a simple  $R_s$  correction (Figure 5.2(b)), the dispersion is reduced but is still present unlike silicon devices [35]. This dispersion is not acceptable for further analysis since it didn't give a robust value in the accumulation region. Furthermore, the dispersion here is mainly due to the interface states and large interface defects density, which causes Fermi level pinning before entering the accumulation region. The interface can, therefore, respond to the frequency below or equal to 10 KHz and gives a pseudo accumulation region. But can

the value be used here for calculating  $C_{ox}$  or EOT? The answer is yes, since there is no major difference between interface capacitance ( $C_{it}$ ) or bulk capacitance ( $C_B$ ), and both of them are added to the substrate capacitance ( $C_s$ ). Moreover, the measured capacitance in the accumulation region should never be above oxide capacitance ( $C_{ox}$ ) unless affected by the DC leakage current [57]. The low frequency data, therefore, can be used here to calculate EOT if consider low frequency capacitance in accumulation region ( $C_{If,acc}$ ), which is approximately equals to  $C_{ox}$ . Alternatively, Maserjian method [113] can be used to estimate an accurate  $C_{ox}$  after using Equation (5.1). Nevertheless, the results should be comparable with  $C_{If,acc}$ . EOT results of three different samples are listed in Table 5.1.

$$\frac{1}{C} = \frac{1}{C_{\rm ox}} + \frac{2kT}{qC_{\rm ox}} \frac{1}{V_{\rm G} - V_{\rm FB}}$$
(5.1)

Table 5.1 Estimated EOT,  $V_{\rm FB}$ ,  $D_{\rm it}$ , and  $J_{\rm g}$  Information for Three Samples

Sample name	EOT (nm)	$V_{\mathrm{FB}}\left(\mathrm{V} ight)$	$\begin{array}{c} \text{Minimum } D_{\text{it}} \\ (\text{cm}^{-2}\text{eV}^{-1}) \end{array}$	$J_{\rm g}$ at -1V (mA/cm <sup>2</sup> )
Chemox (wet)	0.93	0.45	~6×10 <sup>12</sup>	~0.1
$COR+SPAO_x$ (dry)	1.02	0.24	$\sim 2 \times 10^{12}$	~0.025
$COR+O_3$ (dry)	0.88	0.19	~6×10 <sup>12</sup>	~0.2



**Figure 5.2** (a) Measured capacitance  $(C_m)$  of Chemox sample observed at different frequencies is plotted as a function of gate bias. (b) Corrected capacitance  $(C_c)$  of Chemox sample measured at different frequencies is plotted as a function of gate bias.

As shown in Equation (5.1), it is necessary to know  $V_{\text{FB}}$  before  $C_{\text{ox}}$  can be obtained. A standard way, therefore, to estimate  $V_{\text{FB}}$  is by using Equation (5.2) below, where  $L_{\text{D}}$  is Debye length,  $\varepsilon_{\text{s}}$  is electrical permittivity of Ge substrate,  $V_{\text{t}}$  is thermal energy (26 mV),  $N_{\text{A}}$  is bulk doping concentration, and  $C_{\text{ox}}$  is the oxide capacitance per unit area. However, it is necessary to know the value of  $N_{\text{A}}$  before calculating  $L_{\text{D}}$ . Moreover, error in estimation of  $N_{\text{A}}$  will cause uncertainty in  $C_{\text{FB}}$  result. This method is not robust to estimate  $V_{\text{FB}}$ . Therefore, method reported by R.J. Hillard *et al.* [114] was used to obtain  $V_{\text{FB}}$ . (Table 5.1). Only high frequency CV ( $C_{\text{hf}}$ ) and  $C_{\text{ox}}$  are involved to calculate to  $V_{\text{th}}$ . Differentiate  $(1/(C_{\text{hf}}/C_{\text{ox}}))^2$  respect to  $V_{\text{g}}$  and find corresponding gate voltage of the maxim value of the derivative, which is the threshold voltage.

$$L_{\rm D} = \sqrt{\frac{\varepsilon_{\rm s} V_{\rm t}}{q N_{\rm A}}}$$
(5.2a)

$$C_{\rm FB} = \frac{1}{\frac{1}{C_{\rm ox}} + \frac{L_{\rm D}}{\varepsilon_{\rm s}}}$$
(5.2b)
Bulk concentration was calculated by Equation (5.3). It was under assumption that there was no interference from bulk defects and the interface was in the deep depletion region (1 MHz capacitance data at low temperature 100 K). The bulk concentration values of all three samples were around  $10^{16}$  cm<sup>-3</sup>.

$$N_{\rm A}(W) = \frac{2}{q\varepsilon_{\rm s}A^2 \frac{d(1/C^2)}{dV}}$$
(5.3)

The original purpose of measuring CV at low temperature is to remove or decrease the interference of the minority carrier generation and reduce the impact of interface defects in the inversion region. It is obvious that capacitance significantly decreases in the inversion region when temperature is lowed (Figure 5.3). However, in the range from -1.5 V to 0 V, both frequency and temperature dispersion is also observed for all three samples. The reason of dispersion in accumulation region were extensively studied and explained by two models: border trap model [115] and disorder induced gap state (DIGS) model [116]. Kuzum et al. measured Ge MOSFET with GeON dielectric. The dispersion in accumulation region is not significant at 250 K due to a cap layer of SiO<sub>2</sub>[117]. Significant accumulation region dispersion is reported by Herbert *et al.* [118] in p type III-V GaAs devices but not in n type. It is believed DIGS model is more reasonable for our device since the maxim  $C_{acc}$  is still close to what is expected [116]. Another possible reason of dispersion in our samples is that Fermi level of our sample is pinned at flatband voltage (the device is not biased in the accumulation region due to large interface state density). This may explain why the mobility in the p substrate of Ge is lower than expected. The calculated  $C_{FB}$  of Chemox sample using the Equation (5.2), is

about 0.005 pF/um<sup>2</sup>. At 100 K, the capacitance measured at 1 MHz in Figure 5.4 shows a constant value around 0.0043 pF/um<sup>2</sup> when the gate voltage is decreasing below around 0.5 V ( $V_{FB}$  of the Chemox sample). This proves that our sample is pinned at flatband due to the interface states.



**Figure 5.3** Corrected capacitance ( $C_c$ ) at different frequencies and different temperatures is plotted as a function of gate bias for sample Chemox. (a) at five different temperature, (b) at 100 K and 300 K. Both frequency dispersion and temperature dispersion can be observed.

Another important observation in Figure 5.4 is that the capacitance value cannot reach the level 0.03  $pF/um^2$  at 100 K whereas at 300 K it can. There are two possible reasons: Fermi level statistics are changing when temperature is changing, and lower temperature causes Fermi statistics to be steeper instead of flat [119]; Alternatively, as Kuzum *et al.* explained [117], this change is due to the change of emission rate of defects as stated in Equation (5.4).

$$e_{\rm p} = \frac{1}{\tau_{\rm p}} = \sigma_{\rm p} v_{\rm p} N_{\rm v} ex \, p\left(\frac{E_{\rm V} - E_{\rm T}}{kT}\right) = \sigma_{\rm p} v_{\rm p} n_{\rm i} ex \, p\left(\frac{E_{\rm i} - E_{\rm T}}{kT}\right)$$
(5.4)

where  $\sigma_p$  is the defect cross section,  $v_p$  is hole thermal velocity,  $n_i$  is intrinsic carrier concentration,  $N_v$  is effective density of states of hole at valence band,  $E_v$  is valence band energy level,  $E_i$  and  $E_T$  is intrinsic energy level and defects energy level, respectively. It assumes that interface states only respond to valence band. Also, it is further assumed that keeping all the parameters same, the time constant,  $\tau_p$  will increase when temperature decreases. In other words, for a specific frequency window like 100 Hz to 1 MHz, by varying temperature, interface state information in the bandgap can be obtained if Fermi level is not pinned.



Figure 5.4 Corrected capacitance  $(C_c)$  of Chemox sample measured by different frequencies at 100 K is plotted as a function of gate bias. Frequency dispersion can be observed.

However, the second explanation is not reliable if Fermi level doesn't move effectively as a function of temperature when the gate voltage is varying, especially when one considers  $D_{it}$  as a function of bandgap. One could easily observe that Fermi level in

the bandgap near the flat band rarely moved under different temperatures (Figure 5.3). Because of this reason, it is observed no  $V_{\text{FB}}$  shift due to capacitance interference (Figure 5.3) by varying the gate voltage at slow rate (5 s), therefore most interface states can response to the change in DC voltage. Presence of large interface states pinned the Fermi level in the device before it entered the accumulation region.

The above discussion suggests that the region of bandgap that was observed remained the same under different temperature. However, the time constant of those measured interface states is decreased when temperature is increased, therefore they can follow the ac signal after specific temperature. In Figure 5.3, it is observed that there is temperature dispersion at a specific frequency. The blue line up triangle (which is alternated between 0.01 pF/um<sup>2</sup> and 0.03 pF/um<sup>2</sup>) is a good evidence for the first assumption. Figure 5.5 plots  $C_{it}$  ( $C_{it} = C_{acc}-C_{FB}$ ) as function of temperature (1/kT) at fixed frequency (100 KHz) to obtained the energy level of defects. Since  $C_{it}$  is proportional to  $e_p^2$  ( $e=1/\tau$ ) (Equation 5.5), and Equation 5.4 shows the exponential dependence of  $e_p$  on temperature (1/kT). The slope of plot in Figure 4.5 will have a value of  $2E_a$ . This defects energy level is very close to the value obtained by DLTS discussed later.

$$C = C_S + \frac{C_{it}}{1 + (\omega \tau_{it})^2}$$
(5.5)



**Figure 5.5**  $C_{it}$  ( $C_{it} = C_{acc}-C_{FB}$ ) as function of temperature (1/kT) at fixed frequency (100 KHz).

#### **5.4 Results and Discussion**

# 5.4.1 Impact of Interface Treatment

As discussed earlier, Ge/1nm-Al<sub>2</sub>O<sub>3</sub>/3.5nm-ZrO<sub>2</sub>/TiN gate stacks (MOSCAPs) have three different interface treatments. The COR+SPAO<sub>x</sub> and COR+O<sub>3</sub> are dry treatments whereas Chemox is a wet processed interface. Figure 5.6 shows corrected the 1 MHz capacitances of three samples are plotted as a function of gate voltage at room temperature (device area is 40  $\mu$ m × 40  $\mu$ m). Considering V<sub>FB</sub>, the dry treated interfaces exhibit more negative V<sub>FB</sub> shift compared to wet treated samples due to the presence of positive border traps for dry processed samples (see DLTS section). The EOT, on the other hand, for the dry processed interface (COR+O<sub>3</sub>), shows a clear increase compared to other two samples, as reported earlier (Table 5.1),  $COR+SPAO_x$  shows highest EOT because of 1 nm additional SPAO. When plot the dry ( $COR+SPAO_x$ ) and dry ( $COR+O_3$ ) processed CV at 100 K as a function of frequency (Figure 5.7), stark difference was observed between them. This indicates there exists certain bulk defects in the upper half bandgap that can follow low frequency at 100 K for dry ( $COR+O_3$ ) processed sample. Even though the dry process interface exhibited excellent room temperature frequency dependent CV, in the depletion it indicates the existence of interface states near valence band for both wet and dry processed  $COR+O_3$  samples. For  $COR+SPAO_x$  samples, on the other hand, a reduced interface state was observed (Figure 5.6).



**Figure 5.6** Corrected 1 MHz capacitances ( $C_c$ ) of three samples are plotted as a function of gate voltage at room temperature. Device area is 40  $\mu$ m × 40  $\mu$ m.



**Figure 5.7** Corrected capacitance ( $C_c$ ) is plotted as function of gate voltage at 100 K, (a) COR&SPAO<sub>x</sub>, (b) COR&O<sub>3</sub>.

 $D_{it}$  was calculated by conductance method [8] and further verified by capacitance spectroscopy method. It is important that the  $D_{it}$  data are plotted as function of bandgap since it is necessary to relate the gate voltage to surface potential. Software CVC.2.0 was used to generate the surface potential [95] where  $C_{ox}$ ,  $V_{FB}$ , and bulk concentration were the input.

In Figure 5.8(a), it was clearly observed that COR&SPAO<sub>x</sub> processed interface had lower interface states density at room temperature than the other two different processed samples. This further suggests that SPAO samples have improved interfacial layer quality in terms of interface defects density. At low temperature (100 K) SPAO samples also show a low mid-gap  $D_{it}$ . Figure 5.8(b) compares the  $D_{it}$  values as a function of gate voltage measured by capacitance spectroscopy method and conductance method. Similar results were also observed by capacitance spectroscopy. Moreover, the difference of  $D_{it}$  estimated at 100 K and 300 K (Figure 5.8(b)) is mainly due to their time constant variation with temperature. It is, therefore, imperative to understand the defect energy levels.



**Figure 5.8** (a) Interface state density  $(D_{it})$  is plotted as function of bandgap for three samples at two temperatures (100 K and 300 K), other  $D_{it}$  as a function of temperature are within this range; (b) Calculated  $D_{it}$  of three samples as a function of gate voltage by capacitance spectroscopy method and conductance method.

The low interface state density in COR+SPAO<sub>x</sub> samples indicates formation of an interfacial layer (IL) constituting GeO<sub>x</sub> with a possible unit cell of GeO<sub>2</sub> layer [120]. As mentioned by Zhang *et al.*, dielectric constant decreases once IL changes from GeO<sub>x</sub> to GeO<sub>2</sub> layer because of plasma oxidation. That was clearly evident in CV measurement (Figure 5.6) and EOT estimation (Table 5.1) for COR+SPAO<sub>x</sub> samples. In addition, an increase in GeO<sub>x</sub> during SPAO treatment may be possible enhancing the EOT. In either way, interface treatment by SPAO plasma tends to passivate the interface further [120] by reducing the  $D_{it}$  (Figure 5.8) for COR+SPAO<sub>x</sub> samples at the cost of an increase in EOT. It is believed former mechanism is more responsible for  $D_{it}$  reduction. The chemical processes (both wet and dry) Chemox and COR+O<sub>3</sub> failed to passivate the interface with only formation of GeO<sub>x</sub> even though the EOT was decreased.

#### 5.4.2 Deep Level Transient Spectroscopy (DLTS)

The interface of dry and wet processed Ge/high-k MOS structures was investigated by deep level transient spectroscopy (DLTS) [9] to further understand the nature of these

interface defects. The MOS devices were pulsed from mid-bandgap to accumulation region, then return to mid-bandgap to obtain the majority carrier trap emission information. Figure 5.9(a-c) shows the DLTS data for three corresponding interface treatments. The Arrhenius plots are shown in Figure 5.9(d). Comparing the DLTS spectrum, it can be concluded that dry processed devices have discrete border traps at the interface (H3 and H5). No such traps at the interface of wet processed MOS devices (Chemox) were observed. For all three samples, however, interface like traps were detected (H1, H2, H4). The defects density,  $N_{\rm t}$  was estimated by Equation (3.7), where  $\Delta V$  is obtained from CV plot using measured  $\Delta C$ . The results suggest that it is around  $10^{13}$  cm<sup>-2</sup>eV<sup>-1</sup> for all three samples. This further confirms that the origins of interface state density,  $D_{it}$ , observed for these samples (Figure 5.8) earlier are mainly due to these traps. The time constants of these defects are in the order of milliseconds that were observed earlier (Figure 5.3). This can further explain the observed fluctuations in frequency dispersions curves at low temperatures in Figure 5.3. The relatively negative  $V_{\rm th}$  shift in dry processed samples compared to wet process samples can also be explained because of presence of additional hole traps at the interface. Table 5.2 summarized the energy levels and cross sections of these traps. The observed energy levels indicate the presence of a shallow level (H3) for COR+SPAO<sub>x</sub> sample as compared to a deep level (H5) for COR+O<sub>3</sub> samples. The impact of these levels on  $D_{it}$  is clearly obvious as deep levels contribute significantly to interface state density.

	H1	H2	Н3	H4	Н5
$E_{\rm T}$ - $E_{\rm V}({\rm eV})$	0.16	0.1	0.18	0.04	0.45
$\sigma$ (cm <sup>2</sup> )	6.3×10 <sup>-17</sup>	1.3×10 <sup>-19</sup>	3.6×10 <sup>-19</sup>	5.8×10 <sup>-21</sup>	8.6×10 <sup>-13</sup>

 Table 5.2 Arrhenius Plot Fitting Results

It is also necessary to discuss how to understand the impact of frequency on the measurement, since DLTS was conducted only at 1MHz, and conductance method was conducted at different frequencies. Since capacitance transient is to obtain capacitance value after around 200 hundred microseconds (Boonton 7200 capacitance meter), only 1 MHz frequency sine wave can be averaged out to obtain capacitance value in this range and to follow possible transient over time. CV measurement is usually under quasi static condition, where the data is more accurate than Boonton 7200. During the DLTS measurement, the time constant is more interesting than inaccurate capacitance value, as long as capacitance transient is robust. DLTS is more advanced to study the energy level than trap density since capacitance value is not as accurate as quasi static measurement.



**Figure 5.9** Deep level transient spectrum for three samples,  $C_{t1}$  and  $C_{t2}$  are two capacitance values sampled at two different time ( $t_1 < t_2$ ), T is temperature, Ln is nature logarithm,  $\tau$  is time constant calculated as  $\frac{t2-t1}{Ln(t2/t1)}$ . (a) simple chemical oxidation (Chemox), (b) chemical oxide removal (COR) followed by 1 nm oxide by slot-plane-antenna (SPA) plasma (COR&SPAO<sub>x</sub>), (c) COR followed by vapor O<sub>3</sub> treatment (COR&O<sub>3</sub>). (d) is Arrhenius plot for all three samples.

# **5.4.3 I-V Characteristics**

Figure 5.10 compares the gate leakage current density for different type of samples and it is listed in Table 5.1 as well. The SPAO processed interface shows lower current density (Figure 5.10(a)). As observed in Figure 5.10(b), the gate leakage current density increases mainly due to lower EOT. This is primarily due to reduced tunneling barrier caused by interfacial layer thinning, therefore increasing the tunneling constant. The samples with SPA plasma enhanced interfacial layer showed the lowest tunneling leakage current. It was previously reported that SPA plasma helps better oxide growth with reduced impurities [7]. In addition, the SPA plasma makes atomically flat surface and interface, which helps the reduction in leakage current density [121, 122]. This further confirms that dry processed, especially  $COR+SPAO_x$  interface is superior.



**Figure 5.10** Comparison of gate leakage current density  $(J_g)$ , (a)  $J_g$  as a function of gate voltage, (b)  $J_g$  as a function of EOT for different splits.

### 5.4.4 Evidence of Edge Capacitance in Pseudo-Accumulation Region

The purpose of this section is to further study the source of capacitance obtained at high frequency. When capacitance is measured for device with different side length (10  $\mu$ m, 20  $\mu$ m, 30  $\mu$ m, 40  $\mu$ m, 50  $\mu$ m, 100  $\mu$ m), it is found that capacitance at high frequency (1 MHz) has a linear dependence of device perimeter (Figure 5.11(a)), this suggest that in this region, capacitance may be contributed from the edge. On the other hand, Figure 5.11(b) shows capacitance at low frequency has dependence on device area. Maxim of capacitance value obtained in pseudo-accumulation region cannot guarantee a large substrate capacitance. They maybe interface capacitance ( $C_{it}$ ) or edge capacitance ( $C_{L}$ ).



**Figure 5.11** Corrected capacitance ( $C_c$ ) measured at -1.5 V (pseudo-accumulation) were measured at two different frequencies, 1 MHz and 1 KHz, respectively. (a) At 1 MHz, the capacitance is contributed from edge and it has linear dependence of device perimeter (b) At 1 MHz, the capacitance is contributed from interface states in area and it has linear dependence of device area.

# **5.5 Conclusion**

It is demonstrated an accurate parameter estimation method for Ge/ALD 1nm-Al<sub>2</sub>O<sub>3</sub>/ALD 3.5nm-ZrO<sub>2</sub>/ALD TiN MOS capacitors with three different interface treatments. COR&SPAO<sub>x</sub> samples show superior interfacial characteristics at room temperature. After evaluating several parameters like EOT, flatband voltage, bulk doping, and interface defects density, COR&SPAO<sub>x</sub> (dry) has better interface quality than Chemox (wet) and COR&O<sub>3</sub> (dry) processed sample. However they all have higher  $D_{it}$ values in the order of 10<sup>13</sup> cm<sup>-2</sup>eV<sup>-1</sup>, which causes Fermi level more or less pinned, which is confirmed by low temperature measurements. Dry processed sample (COR&SPAO<sub>x</sub> and COR&O<sub>3</sub>) has more negative  $V_{th}$  shift due to existing border trap characterized using DLTS method. The levels of leakage current of three samples confirm EOT values. Therefore, COR&SPAO<sub>x</sub> (dry) has lowest trap assisted tunneling effect leading to lowest leakage current.

#### **CHAPTER 6**

# IMPACT OF SLOT PLANE ANTENNA ANNEALING ON CARRIER TRANSPORT MECHANISM AND RELIABILITY ON ZrO<sub>2</sub>/Al<sub>2</sub>O<sub>3</sub>/Ge GATE STACK

#### 6.1 Research Motivation of SPAO on High-k Layer

Ge has been extensively studied to replace Si due to its higher electron and hole mobility [103, 104], which can enhance metal oxide semiconductor field effect transistor (MOSFET) speed without any physical scaling. Before the development of high-k oxide in the industry, the hydroscopic property of  $GeO_2$  impeded the implementation of Ge MOSFET since SiO<sub>2</sub> has a better stability as native oxide layer, grown on Si [42]. Nevertheless, after metal/high-k gate stack was introduced, the formation of appropriate thickness of GeO<sub>x</sub> or GeO<sub>2</sub> between high-k and Ge substrate was reported to have low interface state density  $(D_{it})$  [123]. Growing a few Ångström GeO<sub>2</sub>/GeO<sub>x</sub> intentionally is, therefore, necessary to obtain good interface quality for high-k/Ge gate stack [124]. The thickness of  $GeO_2/GeO_x$  will impact the overall equivalent oxide thickness (EOT) because of its low dielectric constant compare to high-k layer [125]. Therefore the tradeoff between EOT and  $D_{it}$  is inevitable issue. Besides, interface layer treatment of Ge and controlling its thickness are also critical to further scaling EOT below 1 nm [126]. Popular high-k dielectrics like HfO<sub>2</sub> and ZrO<sub>2</sub> have already been integrated into CMOS technology. It is reported that  $HfO_2/Ge$  gate stacks show a larger capacitance voltage (CV) hysteresis than Al<sub>2</sub>O<sub>3</sub> [47], and Al<sub>2</sub>O<sub>3</sub> can block electron injection from substrate effectively by large conduction band offset related to Ge substrate [47]. Moreover, ZrO<sub>2</sub> showed lower leakage current than HfO<sub>2</sub> with similar dielectric constant [127]. Therefore, a bilayer high-k stack  $(ZrO_2/Al_2O_3)$  was used in this study. The IL quality (interface state density,  $D_{it}$ ), EOT, and XPS analysis of IL atomic composition of these stacks was reported in a previous work [128], and they are summarized in the Table 6.1.

Sample name	EOT (nm)	$V_{\mathrm{FB}}\left(\mathrm{V} ight)$	$\frac{D_{\rm it}(\rm cm^{-2}eV^{-1})}{\rm at \ E_{\rm i}\text{-}0.15 \ eV}$	Interfacial Layer
Ge/SPAO/Al <sub>2</sub> O <sub>3</sub> /ZrO <sub>2</sub>	0.98	0.015	$2.14 \times 10^{12}$	GeO <sub>x</sub>
Ge/Al <sub>2</sub> O <sub>3</sub> /SPAO/ZrO <sub>2</sub>	1.29	-0.228	$3.93 \times 10^{11}$	GeO <sub>x</sub>
Ge/Al <sub>2</sub> O <sub>3</sub> /ZrO <sub>2</sub> /SPAO	1.13	-0.362	$6.87 \times 10^{11}$	GeO <sub>2</sub>

**Table 6.1** EOT,  $V_{\text{FB}}$ ,  $D_{\text{it}}$ , and Interfacial Layer Type for Three Samples

#### **6.2 Device Information and Experimental Procedure**

MOS capacitors were fabricated on 300mm Ge epitaxially grown on Si with a graded SiGe buffer layer. After Ge epi, the samples were subjected to chemical oxide removal (COR) using a TEL Certas<sup>TM</sup>. The samples were subjected to three SPAO annealing sequences: (i) Ge/SPAO/Al<sub>2</sub>O<sub>3</sub>/ZrO<sub>2</sub> (SPAO before high-k), (ii) Ge/Al<sub>2</sub>O<sub>3</sub>/SPAO/ZrO<sub>2</sub> (SPAO between high-k), (iii) Ge/Al<sub>2</sub>O<sub>3</sub>/ZrO<sub>2</sub>/SPAO (SPAO after high-k). The ALD Al<sub>2</sub>O<sub>3</sub> layer was grown using trimethyl Aluminum as Al precursor and tetrakis (ethylmethylamido) zirconium as the Zr precursor. H<sub>2</sub>O was used as the oxidant in both cases at a deposition temperature of 250 °C. ALD TiN was used as the metal gate. The current-voltage (I-V) and TDDB measurement were performed using HP5156B semiconductor parameter analyzer. The devices under test are 100  $\mu$ m × 100  $\mu$ m. I-V characteristics were obtained at different temperatures (25 °C, 50 °C, 80 °C, 110 °C). To obtain the statistical information of TDDB, 30 devices were measured at each stress condition. The charge to break down value ( $Q_{BD}$ ) is extrapolated by four stress points to evaluate the quality of oxide and IL.



Figure 6.1 Application of SPAO at different stages of gate stack deposition.

The reliability of high-k layer depends on gate leakage current density level  $(J_g)$ and charge to breakdown ( $Q_{BD}$ ). The current density not only determines performance of memory and chip circuit, but also may affect how fast the oxide layer degrades. After certain amount of the injection of the carriers through oxide layer, it can be irreversibly broken down. Moreover, these two parameters are somehow correlated if both of them are only dependent on the oxide layer quality. The time dependent dielectric breakdown (TDDB) measurement is now showing polarity dependence on thin devices since I-V depends on barrier condition at the interface (gate/oxide and oxide/substrate) [129, 130] and it is expected that bilayer structure will further enhance this phenomenon since different electric field across the layers and variance in dielectric quality [131]. Moreover, as EOT is scaling down to below 1 nm, interfacial layer will have more impact on final TDDB performance [132] if a soft breakdown time is measured instead of hard breakdown. If the degradation is due to the IL, a lower current density cannot predict a longer lifetime of a dielectric layer in terms of device stability. In Section 6.3, the carrier transport mechanisms were evaluated for three samples, namely, before high-k ALD (Atomic Layer Deposition), in between two different ALD high-k layers, and after ALD

high-k, to understand the effect of SPAO on the gate leakage current and carrier transport mechanism in dielectrics [73]. The trap distributions observed in this experiment can significantly impact the reliability of the dielectric. Therefore, samples were subjected to TDDB measurements [10] to further understand the reliability of p-Ge/Al<sub>2</sub>O<sub>3</sub>/ZrO<sub>2</sub>/TiN gate stacks under different SPAO exposure. Charge to breakdown ( $Q_{BD}$ ) was estimated from the TDDB measurements which were carried out at different voltage stress conditions. Subsequently, voltage acceleration factor (AF) was extracted. TDDB and I-V characteristics of three samples were studied by using both gate electron injection (GEI) and substrate electron injection (SEI) modes. This gives an overall evaluation of the high-k oxide and IL quality under different SPAO conditions.

#### **6.3 Carrier Transport Mechanism**

To understand the carrier transport mechanisms and/or prior to applying the physical carrier transport models, it is important to observe I-V characteristics at different temperatures. At negative voltage range (gate electron injection) Figure 6.2(a) and Figure 6.2(b) show I-V dispersion at different temperatures for sample Ge/SPAO/Al<sub>2</sub>O<sub>3</sub>/ZrO<sub>2</sub> and sample Ge/Al<sub>2</sub>O<sub>3</sub>/SPAO/ZrO<sub>2</sub> respectively. On the other hand, the temperature dependence of I-V is greatly reduced for sample Ge/Al<sub>2</sub>O<sub>3</sub>/ZrO<sub>2</sub>/SPAO (Figure 6.2(c)). It is reported that SPAO can effectively reduce oxide traps [133]. Therefore, it is believed that reduced temperature dependence is mainly due to reduced traps density in  $ZrO_2$  and  $Al_2O_3$  layers. Figure 6.2(d) compares the leakage current after gate voltage is subtracted by flat band voltage ( $V_{\rm FB}$ ). It shows that sample Ge/Al<sub>2</sub>O<sub>3</sub>/ZrO<sub>2</sub>/SPAO has lowest leakage current, followed by sample

Ge/Al<sub>2</sub>O<sub>3</sub>/SPAO/ZrO<sub>2</sub>. Since the I-V is not significantly dependent on temperature (Figure 6.2(c)) at high electric field, FN tunneling is believed to be the dominant mechanism [134] for both GEI and SEI. Electric field is calculated by Equation (3.16) [135] assuming the dielectric constants of  $ZrO_2$  and  $Al_2O_3$  as 25 and 9, respectively. The barrier heights were then extracted by fitting  $\ln(J_g E^{-2})$  to 1/E as Equation (3.17) indicates, where E is the electric field, q is the electronic charge,  $m_0$ ,  $m_{ox}$ , are the electron mass in free space and in the oxide, respectively;  $\hbar$  is the Planck's constant, and  $\phi_{\rm b}$  is the barrier height. The electrons mass used in this calculations for  $ZrO_2$  and  $Al_2O_3$  are  $0.5m_o$  and  $0.3m_{o}$ , respectively [136, 137]. In Figure 6.3,  $\ln(J_{g}E^{2})$  is plotted as function of 1/E and different barrier heights were obtained from the slopes in both GEI and SEI modes respectively. Metal (TiN) to dielectric barrier height,  $\phi_{b(ZrO2)}$  at high field during gate injection (barrier height of ZrO<sub>2</sub>) is calculated as 1.3 eV. The estimated  $\phi_{b(ZrO2)}$  is lower than the theoretical calculation (1.6 eV) due to the breakdown of high-k before a sufficiently high electric field was applied. Substrate to dielectric barrier height  $\phi_{b(A12O3)}$  at high field was estimated during substrate (Ge) injection (barrier height of Al<sub>2</sub>O<sub>3</sub>) is 2.2 eV assuming electrons tunnel through thin GeO<sub>x</sub>. On the other hand,  $\phi_{b(AlO2)}$  is very close to the expected theoretical value [47].



**Figure 6.2** Current density  $(J_g)$  is plotted as a function of gate voltage  $(V_g)$  at four different temperatures (25 °C, 50 °C, 80 °C, 110 °C) for three different samples, (a) Ge/SPAO/Al<sub>2</sub>O<sub>3</sub>/ZrO<sub>2</sub>, (b) Ge/Al<sub>2</sub>O<sub>3</sub>/SPAO/ZrO<sub>2</sub>, (c) Ge/Al<sub>2</sub>O<sub>3</sub>/ZrO<sub>2</sub>/SPAO. (d)  $J_g$  as a function of  $V_g$ - $V_{FB}$  is plotted for the above three samples at 25 °C where  $V_{FB}$  is the flat band voltage.



**Figure 6.3**  $\ln(J_g E^2)$  is plotted as function of 1/E as FN tunneling for sample Ge/Al<sub>2</sub>O<sub>3</sub>/ZrO<sub>2</sub>/SPAO,  $J_g$  is current density and *E* is electric field. (a) gate electron injection mode (GEI), (b) substrate electron injection mode (SEI).

Note that the current voltage characteristics in SEI mode at low field, in the range from -0.5 V to 0.5 V, low to medium *E* field range for sample Ge/Al<sub>2</sub>O<sub>3</sub>/ZrO<sub>2</sub>/SPAO (Figure 6.2(c)) I-V is clearly a function of temperature. Therefore, Poole-Frankel (PF) and hopping conduction (HC) mechanism is possibly the dominant mechanism in this range and fits well I-V characteristics. The current expression for HC is given by Equation (3.18) [73].

In Equation (3.18), *a* is the mean hopping distance (i.e., the mean spacing between trap sites), *n* is the electron concentration in the conduction band of the dielectric, *v* is the frequency of thermal vibration of electrons at trap sites, and  $E_a$  is the activation energy, namely, the energy level from the trap states to the bottom of conduction band. As shown in Figure 6.4(a), HC model fits  $J_g$ -*T* (current temperature function) characteristic well in medium *E* field range. Subsequently, the slope, *S*, (*S* = *qaE*-*E*<sub>a</sub>) obtained from Figure 6.4(a), can be plotted as function *E* field. In Figure 6.4(b), the fitted slope is the product of mean hopping distance (*a*) and electronic charge (*q*), and intercept of slope is the activation energy. The calculated values *a* and *E*<sub>a</sub> are 0.3 nm and 0.16 eV respectively in sample Ge/Al<sub>2</sub>O<sub>3</sub>/ZrO<sub>2</sub>/SPAO.



**Figure 6.4** (a) Current density  $\ln(J_g)$  is plotted as function of 1/kT for sample Ge/Al<sub>2</sub>O<sub>3</sub> /ZrO<sub>2</sub>/SPAO, in SEI mode. (b) Slope value ( $S = qaE-E_a$ ), which is obtained from (a) is then plotted as function electric field *E* (SEI mode).

As discussed above, sample Ge/Al<sub>2</sub>O<sub>3</sub>/ZrO<sub>2</sub>/SPAO shows FN tunneling in the high *E* field range since both ZrO<sub>2</sub> and Al<sub>2</sub>O<sub>3</sub> were exposed to SPAO. On the other hand, ZrO<sub>2</sub> layers were not subjected to SPAO for both the samples Ge/SPAO/Al<sub>2</sub>O<sub>3</sub>/ZrO<sub>2</sub> and Ge/Al<sub>2</sub>O<sub>3</sub>/SPAO/ZrO<sub>2</sub>. Therefore, both HC and PF mechanisms seems to be dominated for the entire range of measured I-V characteristics (high and low electric field range). The PF current expression is given by Equation (3.19) [73], where  $\mu$  is the electronic drift mobility, *N<sub>c</sub>* is the density of states in the conduction band, *q*¢ is the trap energy level, and the other notations are the same as defined in Equation (3.18). The  $\phi$  has the physical meaning similar to that of *E*<sub>a</sub> in HC model. The symbol difference is just to differentiate that the values that are obtained using different current models. The conduction mechanism, PF is different from that of HC. In PF, electrons in trap centers are thermally excited to conductance band of oxide, and subsequently relaxed to another trap center. In case of HC, electrons transit between trap sites by trap assisted tunneling.



**Figure 6.5** Hopping Conduction and Poole-Frenkel emission (PF) were used to fit the I-V characteristics for sample Ge/SPAO/Al<sub>2</sub>O<sub>3</sub>/ZrO<sub>2</sub> (solid symbol) and sample Ge/Al<sub>2</sub>O<sub>3</sub>/SPAO/ZrO<sub>2</sub> (open symbol) at both GEI mode (black symbol, squares) and SEI mode (red symbol, circles). (a) Slope value ( $S = qaE - E_a$ ) is plotted as function electric field *E*. (b) Slope value ( $S = \beta E^{1/2} - q\phi_t$ ) is plotted as function  $E^{1/2}$ , where  $\beta = q^3/\pi\varepsilon_r \varepsilon_o$ . The slope value *S* is the fitting value from ln(*J*g) versus 1/k*T*.

applied to Figure 6.5. both HC and PF model were sample In Ge/SPAO/Al<sub>2</sub>O<sub>3</sub>/ZrO<sub>2</sub> and sample Ge/Al<sub>2</sub>O<sub>3</sub>/SPAO/ZrO<sub>2</sub>. The slope value S is the fitting value from  $\ln(J_g)$  versus 1/kT (not shown here). HC model (Figure 6.5(a)) gives same trap energy level  $E_{a1}$  as 0.09 eV for both GEI mode (black open symbol) and SEI mode (red open symbol) in sample Ge/Al<sub>2</sub>O<sub>3</sub>/SPAO/ZrO<sub>2</sub>. On the other hand, HC model gives  $E_{a1}$ as 0.09 eV for GEI mode (black solid symbol) and  $E_{a2}$  as 0.22 eV for SEI mode (red solid symbol) in sample Ge/SPAO/Al<sub>2</sub>O<sub>3</sub>/ZrO<sub>2</sub>. In a brief, for GEI mode, electrons tunnel through  $ZrO_2$  layer assisted by the same trap centers ( $E_{a1}$ ), since  $ZrO_2$  layer of both samples were not subjected to SPAO. For SEI mode, electrons tunnel via two different centers,  $E_{a1}$ and  $E_{a2}$ , for sample Ge/Al<sub>2</sub>O<sub>3</sub>/SPAO/ZrO<sub>2</sub> and sample trap  $Ge/SPAO/Al_2O_3/ZrO_2$  respectively. As mentioned earlier, SPAO can significantly remove trap center  $E_{a2}$  (0.22 eV) in GeO<sub>x</sub>/Al<sub>2</sub>O<sub>3</sub> layer for the Ge/Al<sub>2</sub>O<sub>3</sub>/SPAO/ZrO<sub>2</sub> device, when SPAO is processed after  $Al_2O_3$  deposition. The both trap energy levels  $E_{a2}$ and  $E_{a1}$  were observed in Ge/SPAO/Al<sub>2</sub>O<sub>3</sub>/ZrO<sub>2</sub> sample.

When PF model (Figure 6.5(b)) was used similar behavior was observed as that of HC model. The trap energy level,  $\phi_{11}$  of 0.13 eV calculated by PF model, was observed for GEI mode (black solid and open symbols) in both the samples Ge/SPAO/Al<sub>2</sub>O<sub>3</sub>/ZrO<sub>2</sub> and Ge/Al<sub>2</sub>O<sub>3</sub>/SPAO/ZrO<sub>2</sub>. In SEI mode one trap energy level  $\phi_{11}$  was observed with identical value of 0.13 eV. On the other hand, for SEI mode (red and black solid symbols) in Ge/SPAO/Al<sub>2</sub>O<sub>3</sub>/ZrO<sub>2</sub> a second trap energy level,  $\phi_{12}$ , was observed in addition to  $\phi_{11}$  (0.13 eV). Different symbols were used as they are calculated by different model. Both HC model and PF model are similar in trap-rich oxide layers with the difference in carrier transit process between the trap sites. HC gives one more parameter, the hopping distance, *a*, of about 0.3 nm from the slope in Figure 6.5(a). Carrier transport mechanisms for GEI and SEI mode are marked in band diagram as Figure 6.6(a) and Figure 6.6(b) respectively, and mechanisms and trap energy levels are summarized in Table 6.2.

	Transport	Trap energy	$Q_{\rm BD}  ({\rm C}/\mu{\rm m}2)$	Acceleration
Sample name	Mechanism <sup>‡</sup>	Level $\phi_{t}(eV)$	at  1V	factor $(V^{-1})$
		<b>GEI/SEI</b>	<b>GEI/SEI</b>	<b>GEI/SEI</b>
Ge/SPAO/Al <sub>2</sub> O <sub>3</sub> /ZrO <sub>2</sub>	PF/HC	0.13eV/0.27eV	$\sim 10^{-4}/10^{1}$	-6.1/-6.7
Ge/Al <sub>2</sub> O <sub>3</sub> /SPAO/ZrO <sub>2</sub>	PF/HC	0.13eV/0.13eV	$\sim 10^2 / 10^1$	-10.7/-3.8
Ge/Al <sub>2</sub> O <sub>3</sub> /ZrO <sub>2</sub> /SPAO	FN	NA	$\sim 10^2 / 10^{-4}$	-17.9/-1.6

 Table 6.2 Transport Mechanisms are Summarized for Both GEI and SEI Mode

<sup>‡</sup>Transport mechanisms were extracted at high electric field range.

It is, therefore, clear that SPAO contributes to reduction of a trap sites in the  $GeO_x/Al_2O_3$  layer when SPAO is processed after  $Al_2O_3$  deposition. This reduction

process was not observed if SPAO is processed prior to Al<sub>2</sub>O<sub>3</sub> deposition (Ge/SPAO/Al<sub>2</sub>O<sub>3</sub>/ZrO<sub>2</sub> sample). It is further observed that sample Ge/Al<sub>2</sub>O<sub>3</sub>/ZrO<sub>2</sub>/SPAO has the best performance for GEI mode, since most of the oxide trap centers were removed from the dielectric by SPAO [133]. The trap distribution in the dielectric and the interfacial layer (IL) will have significant impact on dielectric degradation. We have also observed difference in as measured by the XPS and reported in our previous work [128]. Therefore, the performance of SEI mode is dependent on IL as will be more critical. The TDDB study was, therefore, employed to further understand the contribution of the trap distribution observed above to the degradation process, discussed in the following section.



**Figure 6.6** Carrier transport mechanisms are explained in band diagram for both GEI mode and SEI mode. (a) GEI mode, band diagram is simulated under  $V_g = -1.5$  V. (b) SEI mode, band diagram is simulated under  $V_g = 1$  V.

### 6.4 Time Dependent Dielectric Breakdown Performance

The TDDB characteristics of all three samples were studied. The charge to breakdown,  $Q_{BD}$  and voltage acceleration factor (*AF*) were the two main parameters used in both GEI

and SEI modes to evaluate the dielectric quality and any contribution of the interfacial layer. The oxide breakdown in this work is defined as the abrupt change of sampling gate current ( $I_g$ ). Although secondary abrupt changes of  $I_g$  exist (not shown here) that were not considered.  $Q_{BD}$  was used instead of time to breakdown ( $T_{BD}$ ) to further understand the trap distribution observed in the I-V characteristics. Weibull distribution was used to explain TDDB statistic shown in Equation (3.21) [75], where  $\beta$  and  $\eta$  are shape parameter and they are constant.  $\beta$  measured in Equation 3.21(a) is about 0.7 for all samples and it is stress voltage independent (not shown here). But it depends on oxide thickness and trap sphere size ( $a_0$ ) theoretically as Equation (3.23a) indicates [76] where  $\alpha$  is a parameter describing the correlation between  $t_{ox}$  and  $\beta$ .

Figure 6.7 shows  $\beta$  values of all samples for both GEI and SEI mode. The same value of 0.7 for all samples indicates that  $a_0$  is similar in all samples. Experimentally, the observed  $\beta$  value is linearly related to oxide thickness (Equation (3.23(b)), where  $\gamma$  is the coefficient and  $t_{INT}$  is thickness of IL [77]. It is difficult to distinguish between intrinsic breakdown ( $\beta \ge 1$ ) and extrinsic breakdown ( $\beta < 1$ ), as  $\beta$  value is decreased [10, 76, 138]. This low  $\beta$  value measured in this work also indicated that  $Q_{BD}$  has a broad statistical distribution (three orders). The final  $Q_{BD}$  is selected at 90% of its value for devices breakdown.



Figure 6.7  $\beta$  values are around 0.7 and similar for all samples and stress conditions, which were obtained by Weibull plot.

Figure 6.8 shows that  $Q_{BD}$  values were obtained at four different gate voltages in both GEI mode (solid symbol) and SEI mode (open symbol) for all samples. The stress voltages were selected based on voltage ramping breakdown measurement in previous work [128].  $Q_{BD}$  and AF parameters were summarized in Table 6.2, where AF values were obtained based on Equation (3.22). At GEI mode (Figure 6.6(a)), the amount of tunneling electrons dependent on the quality of ZrO<sub>2</sub>, which is the first layer that electron has to tunnel through. The AF value of -6.1 is the largest for sample Ge/SPAO/Al<sub>2</sub>O<sub>3</sub>/ZrO<sub>2</sub>, followed by an AF value of -10.7 for sample Ge/Al<sub>2</sub>O<sub>3</sub>/SPAO/ZrO<sub>2</sub>, and sample Ge/Al<sub>2</sub>O<sub>3</sub>/ZrO<sub>2</sub>/SPAO has the lowest AF value of -17.9. Also, it was observed that Ge/Al<sub>2</sub>O<sub>3</sub>/ZrO<sub>2</sub>/SPAO has the largest  $Q_{BD}$ . Therefore, it can be concluded that the SPAO can affect the TDDB characteristics GEI mode by significantly removing the traps from the dielectric layers[133] ZrO<sub>2</sub> and Al<sub>2</sub>O<sub>3</sub>. The

dielectric quality was enhanced by SPAO in terms of AF and  $Q_{BD}$ . If traps are removed from only the Al<sub>2</sub>O<sub>3</sub> layer the AF value increased and  $Q_{BD}$  was decreased.



**Figure 6.8** Charge to breakdown value ( $Q_{BD}$ ) is plotted as function of gate voltage ( $V_g$ ) for both GEI mode (solid symbol) and SEI mode (open symbol).

The same conclusion cannot be applied to SEI mode, since TDDB degradation is also affected by the degradation of IL (GeO<sub>2</sub> or GeO<sub>x</sub>). XPS measurement from earlier work on these devices concluded that sample Ge/Al<sub>2</sub>O<sub>3</sub>/ZrO<sub>2</sub>/SPAO formed GeO<sub>2</sub> IL, while the other two samples formed GeO<sub>x</sub> IL [128]. Some studies reported that ALD process will decompose GeO<sub>2</sub> into GeO<sub>x</sub> [139] since GeO<sub>2</sub> is not thermally stable [140]. This explained why only sample Ge/Al<sub>2</sub>O<sub>3</sub>/ZrO<sub>2</sub>/SPAO has GeO<sub>2</sub> as IL since subsequent ALD process decomposed the GeO<sub>2</sub> to GeO<sub>x</sub> for other two samples. As open symbols show in Figure 6.8, sample Ge/Al<sub>2</sub>O<sub>3</sub>/ZrO<sub>2</sub>/SPAO has the largest *AF* and lowest  $Q_{BD}$ among three samples due to formation of GeO<sub>2</sub>. On the other hand, samples

Ge/SPAO/Al<sub>2</sub>O<sub>3</sub>/ZrO<sub>2</sub> and Ge/Al<sub>2</sub>O<sub>3</sub>/SPAO/ZrO<sub>2</sub> show better  $Q_{BD}$ . The formation of unstable fragmented IL causes an increase in AF values (Table 6.2), and only sample Ge/SPAO/Al<sub>2</sub>O<sub>3</sub>/ZrO<sub>2</sub> has similar AF values at both GEI and SEI mode, which indicates a similar breakdown process. Note that although GeO<sub>2</sub> shows worst TDDB result among of three different SPAO treatments. This suggests that GeO<sub>2</sub> has the worst resistance to stress in terms of device stability compared to GeO<sub>x</sub>. Electrons transit through thinner GeO<sub>x</sub> IL, and TDDB measured the quality of Al<sub>2</sub>O<sub>3</sub> rather than IL. After taking into account of  $D_{it}$  and EOT (Table 6.2), it can be concluded that formation of GeO<sub>x</sub> or GeO<sub>2</sub> is helpful for improvement of  $D_{it}$  values at the cost of increased EOT values and formation of GeO<sub>x</sub> is better for device reliability rather than GeO<sub>2</sub> because of rapid instability, degradation of  $GeO_2$ can cause gate stack although sample Ge/Al<sub>2</sub>O<sub>3</sub>/ZrO<sub>2</sub>/SPAO has the best performance of I-V.



Figure 6.9 Gate leakage current  $(I_g)$  is plotted as function sampling time for all samples.

Figure 6.9 shows that typical stress induced leakage current (SILC) in TDDB measurement, which was not observed in GEI mode. This SILC is due to additional electric field caused by electrons trapped in the  $Al_2O_3$  and  $GeO_x$  layer. As more electrons are trapped, the increased electric field enhances the process of tunneling. Another phenomenon, observed at SEI mode, was that leakage current was decreased initially before SILC process for Ge/Al<sub>2</sub>O<sub>3</sub>/ZrO<sub>2</sub>/SPAO. This is possibly due to GeO<sub>2</sub> instability, and initially GeO<sub>2</sub> transformed to GeO<sub>x</sub>, which has larger conduction band offset to block electron from substrate [141, 142]. It was also observed that there exists secondary breakdown in sample Ge/Al<sub>2</sub>O<sub>3</sub>/ZrO<sub>2</sub>/SPAO, which is another evidence of IL degradation (not shown here). Therefore, TDDB measurements at SEI mode were representing the quality of IL rather than overall oxide (Figure 6.8).

### **6.5** Conclusion

The TiN/ZrO<sub>2</sub>/Al<sub>2</sub>O<sub>3</sub>/p-Ge gate stacks were studied for carrier transport mechanisms and reliability in terms of oxide breakdown. Different SPAO annealing conditions reveals that although SPAO can effective remove traps in high-k dielectrics and subsequently reduce the leakage current, the formation of GeO<sub>2</sub>/GeO<sub>x</sub> is inevitably impact the reliability. Trap energy levels in ZrO<sub>2</sub> and Al<sub>2</sub>O<sub>3</sub> are found to be 0.13 eV and 0.28 eV, respectively by fitting Poole-Frenkel emission model. TDDB found out that GeO<sub>2</sub> can be degraded faster than GeO<sub>x</sub> since GeO<sub>x</sub> as electron can transit through IL even though both of the layers can gives a similar  $D_{it}$  values of around  $5 \times 10^{11}$  cm<sup>-2</sup>eV<sup>-1</sup>. If the ALD process decomposes GeO<sub>2</sub> into a stable GeO<sub>x</sub> the overall performance of the gate stack is more stable as shown in case of sample Ge/Al<sub>2</sub>O<sub>3</sub>/SPAO/ZrO<sub>2</sub>.

#### **CHAPTER 7**

# FLICKER NOISE MECHANISM ON THICK AND THIN OXIDE FINFET

#### 7.1 Motivation of Noise Model Study on FinFET

Noise characterization in terms of reliability became more and more critical in continuously scaling CMOS technology, since working overdrive voltage margin is reduced as transistors shrink. Noise study (especially 1/*f* noise) is necessary to be well understood to prevent reliability issues [66, 143]. Additionally, 1/*f* noise can be served as a non-destructible diagnostic tool to investigate the quality of interfaces of oxide/substrate, gate/oxide and oxide itself [68, 144, 145]. FinFET structures were implemented in an industrial setting to replace original planar structure by FinFETs for 22 nm technology node to reduce short channel effect [146]. As far as flicker noise is concerned, FinFET transistor has to obtain appropriate noise performance to meet the scaling requirements, like noise level [147] and cutoff frequency [148].

To explain the noise behavior, there exists two physical models explaining 1/f noise that predict a gate bias dependence of noise spectra. McWhorter model explains that 1/f is originally due to the carrier number fluctuation ( $\Delta n$ ) in channel caused by trapping and detrapping in the dielectric. Recently, it was reported that it is more prominent in small devices [69]. Hooge model, on the other hand, proposes that noise is from mobility fluctuation ( $\Delta u$ ) scattered by phonons [149]. As both cases were supported by experimental data, the source of 1/f noise still remains unresolved. K.K. Hung *et al.* proposed a unified model to fit experimental data without *ad hoc* assumption on noise mechanism [71]. In planar structures, noise mechanisms of n and p channel are well studied and reported [67, 72, 143, 150-155], where noise in nMOSFET is mostly due to carrier number fluctuation ( $\Delta n$ ), while noise in pMOSFET is due to mobility fluctuation ( $\Delta u$ ). In FinFET structure, on the other hand, random telegraph noise (RTN) is more widely studied instead of flicker noise (mechanisms are rarely reported) since RTN is more prominent in small area devices indicating  $\Delta n$  [155]. It is reported that  $\Delta n$  dominates in both n and p FinFETs, however  $\Delta u$  only presents in pFinFET [156, 157]. Since EOT is shrinking to sub nm region, it is necessary to study how oxide thickness relates to noise mechanism besides the dependence of device area.

In this work, noise mechanisms were studied on thick and thin FinFET structures to understand the underlying origin of the flicker noise. 1/*f* noise was measured at both linear and saturation region for n and p FinFET devices to understand how oxide thickness relates to noise mechanisms. FinFET devices with two different equivalent oxide thickness (EOT) were characterized (namely, thick FinFET and thin FinFET), and noise mechanisms were determined by fitting the existing noise models, the McWhorter model (carrier number fluctuation model) and the Hooge model (mobility fluctuation model) at different temperatures (-40 °C, 25 °C, 125 °C). The observations were further confirmed by evaluating the noise spectrum slopes. The short channel effect on the noise mechanism and the advantages of FinFET structure over planer structure were also discussed.

Device information	MGHK	SION	Thick FinFET	Thin FinFET
Channel Length	short	short	long	short
EOT	thin	thin	thick	thin

 Table 7.1 Information of Devices Under Test

# 7.2 Device Information and Measurement Method

The devices under test (DUT) were listed in the Table 7.1. Planar structures with different oxides, high-k with metal gates (MGHK) and silicon oxynitride (SiON) were evaluated to compare with FinFET structures (Table 7.1).

The noise measurements were conducted by the combination of BTA9812 (signal amplifier, filter control units), B1500 (DC bias set up and IV characterization), and HP35665A (spectrum analyzer). All the hardware was controlled by software Noisepro via GPIB connection. Eight dies of each device types were measured in order to obtain the statistical information.

The 1/f noise characteristic was measured in both linear region and saturation region. The noise level at 25 Hz ( $S_{id}$ ) was sampled at least three different bias conditions by setting the drain current ( $I_d$ ).  $I_d$  was pre-selected from  $I_d$ - $V_g$  plot by choosing  $V_g$  values close to  $V_{th}$ .  $V_{th}$  was determined by square law method in saturation region. To determine noise model effectively (more data points) and obtain oxide trap volume density as a function of gate voltage, each device was measured for 1/f noise at different bias conditions by sweeping  $V_g$  (50 mV interval) at both linear and saturation regions. The averaged data from eight devices were fitted well into data from sweep, which ensured the validation of data before identifying the appropriate noise model.

#### 7.3 Results and Discussion

#### 7.3.1 Bias Dependence of Flicker Noise

As described earlier, two physical 1/f noise models predict the gate bias dependence of noise spectra. In 3D FinFET structure, the 1/f noise has bias dependence as shown in Figure 7.1 and Figure 7.2. As gate bias increases, the 1/f noise spectrum increases with a minimum change of slope of Sid versus frequency (Figure 7.1). Furthermore, normalized  $S_{id} (S_{id}/I_d^2)$  is decreased as bias conditions were alternated (Figure 7.2). To explain this behavior the two competing models McWhorter model [69] and Hooge model [149] were evaluated here. Because of trapping and detrapping in the dielectric, McWhorter model suggests that the 1/f noise is dependent on carrier number fluctuation ( $\Delta n$ ) in channel and is more prominent in small devices [66, 143]. On the other hand, because of carrier scattering by phonons, Hooge model proposed that the source of noise is from mobility fluctuation ( $\Delta u$ ) [149]. It is possible that when gate bias increases channel mobility decreases leading to increase in 1/f noise referring to Hooge's model. As both models are supported by experimental data, K.K. Hung *et al.* proposed a unified model for the source of 1/f noise to explain the experimental data [158]. It was observed that the bias dependent data  $(S_{id}/I_d^2)$  changes as overdrive voltage  $(V_g-V_{th})$  changes. The noise mechanism is determined by plotting normalized noise  $(S_{id}/I_d^2)$  against overdrive voltage  $(V_{\rm g}-V_{\rm th})$  in both linear and saturation region. The noise mechanism is attributed to  $\Delta n$ model if slope value is -2, or  $\Delta u$  if slope value is -1 [72].



**Figure 7.1** Noise spectra (average value of eight dies) are plotted for both (a) nFinFET and (b) pFinFET. Bias conditions are at low overdrive voltage in linear region.



**Figure 7.2** Normalized  $S_{id} (S_{id}/I_d^2)$  sampled at 25 Hz is plotted against (a) drain current ( $I_d$ ), and (b) overdrive voltage ( $V_g$ - $V_{th}$ ). Device under test is thin nFinFET.

# 7.3.2 Short and Long Channel Effect on Flicker Noise

As shown in Figure 7.2(a), there is a difference in normalized  $S_{id}$  between linear region and saturation region for thin nFinFET. This is believed to be due to short channel effect [158]. The discrepancy is even more prominent in thin oxide FinFET at high current (Log( $I_d$ ) = -4.5(A)) regions as shown in Figure 7.3. It is known that, with highly doped source and drain with steep doping density gradients, the effective length is approximately equal to the physical length between source and drain. Therefore, the discrepancy in the thick oxide FinFETs is mainly due to to short channel effect. However, for lightly doped drain (LDD) structures, the effective length can be larger than the source/drain spacing, because the channel can extend into the lightly-doped source and drain especially for high gate voltages in linear bias condition [159]. In this case, thin oxide FinFETs with short channel length shows this phenomenon, which causes an even larger noise difference between linear and saturation regions.



**Figure 7.3** The normalized  $S_{id}$  ( $S_{id}/I_d^{2*}WL$ ), is plotted for all four type FinFET at both linear and saturation regions. At relative large gate bias,  $\sim V_t + 0.2$  V, thin oxide FinFET shows larger discrepancy than thick oxide due to both short channel and LDD effect.

#### 7.3.3 Noise Model Extraction at Room Temperature

The noise mechanism was initially extracted in linear region for all four type devices at

room temperature since minimum series resistance effect [150] and low electrical field in channel was similar to the ideal model. The noise characteristics (Figure 7.4) shows the slope values of -1 ( $\Delta u$ ) for thick pFinFET and for n/p thin FinFETs. Whereas, only thick nFinFET shows a slope of -2 ( $\Delta n$ ). For thick FinFET (Figure 7.4(a)), noise mechanisms for n and p are different, this is consistent with the results from L. K. J. Vandamme *et al.* [151] where 1/*f* noise in nMOSFET was dominated by carrier number fluctuation,  $\Delta n$ , while mobility fluctuation,  $\Delta u$  was dominant in pMOSFET. In Figure 7.5, the oxide trap density,  $N_t$  is plotted as a function of overdrive voltage, calculated using Equation (3.14) in linear region for thick nFinFET since it represents number fluctuation,  $\Delta n$ . On the other hand, Hooge empirical parameter ( $\alpha_H$ ) for thick pFinFET and thin p/n FinFETs are plotted against overdrive voltage using Equation (3.15). The values of  $N_t$  and  $\alpha_H$  are calculated at low overdrive voltage to exclude series resistance effect.



**Figure 7.4** Noise mechanisms were extracted at low gate bias in linear region by fitting normalized  $S_{id}$  versus  $V_g$ - $V_{th}$ . (a) n/p thick FinFET, (b) n/p thin FinFET.


**Figure 7.5** Left axis shows oxide trap density ( $N_t$ ) against overdrive voltage in linear region for thick nFinFET, right axis shows Hooge empirical parameter ( $\alpha_H$ ) against overdrive voltage ( $V_g$ - $V_{th}$ ) in linear region for thick pFinFET and thin n/p FinFET.

# 7.3.4 Temperature Effect on Flicker Noise Model

When EOT is decreased, both n and p FinFET show  $\Delta u$  mechanism (Figure 7.4(b)). This raises questions: What if oxide thickness decreased to few Å? Intuitively, if there is no oxide layer at all, the  $\Delta u$  will be prominent. Thin oxide will have less overall volume of traps and larger tunneling current. Theoretically,  $\Delta n$  predicts  $S_{id}/I_d^2 \propto t^2$  and  $\Delta u$  predicts  $S_{id}/I_d^2 \propto t$ , therefore, scaled oxide thickness has a larger impact on  $\Delta n$  rather than  $\Delta u$ mechanism. Is it true that thinner oxides have the noise mechanism linked to surface phenomenon at room temperature? Yes, F. Crupi *et al.* also reported an interfacial layer thickness dependent of noise mechanism [152]. The same method discussed above can be applied to the devices under other temperatures (-40 °C, 125 °C). The purpose is to observe whether it is possible to alter the noise mechanism at a different temperature. Several groups have studied the 1/*f* noise at different temperatures. The motivation to characterize 1/f noise under different temperatures is to study the origin of 1/f noise. The McWhorter model predicts no temperature dependence of 1/f noise, since tunneling of carrier depends less on temperature (although temperature will change Fermi level position in the bandgap and trap-assist tunneling is dependent on temperature) [160]. On the other hand, Hooge model is explained by phonon scattering [149], therefore, depends more on temperature [161]. J. Chang *et al.* studied 1/f noise behavior on MOSFET from room temperature to 5 K [153]. They reported input referred noise of nMOSFET has no dependence on gate voltage and temperature, and concluded that it is McWhorter model. On the contrary, pMOSFET has both gate voltage and temperature dependence on the input referred noise. The 1/f noise decreases as temperature deceases from room temperature to 150 K, and noise increases when temperature is lowered further. At 20 K, the noise spectrum shows Lorentzian spectrum, which they considered as G-R noise caused by implant freeze out. Low temperature (150 K) Lorentzian spectrum is also observed on nFinFET device by W. Guo et al., who concluded nFinFET is McWhorter model and Lorentzian spectrum is caused by defects in the depletion region [156]. Lartigau et al. has similar results on their SOI nMOSFET [154]. Achour et al. reported noise mechanism of pFinFET changes from Hooge model to McWhorter model when temperature is lowered from room temperature to 10 K [162]. The above reviews concluded that flicker noise mechanism changes to  $\Delta n$  rather than  $\Delta u$  when phonon scattering is not significant at low temperatures. The observation of Lorentzian spectrum is an evidence of single defects in oxides [67]. In our case, as shown in Figure 7.6, noise mechanism became dominate from  $\Delta u$  to  $\Delta n$  (slope value from -1 to -2) when temperature decreased to -40 °C (Figure 7.6(b-d)), while thick nFinFET kept the  $\Delta n$  (-2) dependence.

As discussed earlier, this is mainly due to reduction in phonon scattering and defect density in the oxide.



**Figure 7.6** Normalized  $S_{id}$  ( $S_{id}/I_d^2$ ) is plotted as function of overdrive voltage ( $V_g$ - $V_{th}$ ) at linear bias condition under three different temperatures (-40 °C, 25 °C, 125 °C) for four types of devices (a) thick nFinFET, (b) thick pFinFET, (c) thin nFinFET, (d) thin pFinFET. The data is an average of eight devices.

The 1/f noise spectrum can increase or decrease when temperature is changed [153-156, 162, 163]. Obguro *et al.* found the 1/f noise is increased when temperature is decreased for the bulk FinFET, which is explained by correlating noise to the surface electrical field, and their simulation shows electrical field is lower at higher temperature

[163]. Lee *et al.* report similar behavior for sub 100 nm pMOSFET but not for nMOFET [155]. Our devices showed a similar behavior as reported by Ohguro (not shown here).

Study of noise mechanism by directly fitting the model is straightforward as discussed above. The slope of noise spectrum can also provide some insight regarding underlying physics of noise mechanism. If both noise mechanisms exist in a device, to some extent, one of them can overwhelm the other (discuss later). During the measurement, when the mechanism seems to transformed, the slope of noise spectrum will change statistically. Either reducing the temperature or increasing horizontal electrical field (measured in saturation region),  $\Delta n$  phenomenon can be more prevailing than  $\Delta u$  as shown in Figure 7.6 and Figure 7.7, respectively. The former one is suppressing phonon scattering (smaller  $\alpha_{\rm H}$ ) [161], while the later one is enhancing charge traps by generating hot carriers in the channel (carriers gain energy to overcome barrier) [164]. In Figure 7.7, thick pFinFET shows a change of noise mechanism at saturation region (from  $\Delta u$  to  $\Delta n$ ), while other devices keep same noise mechanism (not shown here). Although there is a mathematical model to describe the situation when both  $\Delta n \sim \Delta u$ by surface scattering coefficient [158], the time constant distributions of two mechanisms are expected to be different intrinsically [149, 158]. Therefore, it is expected that there is a change of flicker noise spectrum slope  $\gamma$  ( $S_{id} = \frac{1}{f^{\gamma}}$ ).

In Figure 7.8, it is found that the slope of spectra ( $\gamma$ ) tend to be same at linear and saturation bias conditions when temperature is at -40 °C (black symbols). The reason is  $\Delta n$  mechanism dominates  $\Delta u$  mechanism at low temperature. When  $\gamma$  of n/p FinFET are

similar under same processes (thick oxide and thin oxide) at -40 °C they have the same oxide defect profile. At higher temperature, it is difficult to explain the discrepancy of  $\gamma$ , however the overall trend plot remains similar under the same process conditions.



**Figure 7.7** Normalized  $S_{id}$  ( $S_{id}/I_d^2$ ) is plotted as function of overdrive voltage ( $V_g$ - $V_{th}$ ) at both linear and saturation bias conditions for thick pFinFET.



**Figure 7.8** Slope of flicker noise spectra,  $\gamma$  ( $S_{id} = \frac{1}{f^{\gamma}}$ ) plotted for four devices at different temperatures (-40 °C, 25 °C, 125 °C) and bias conditions (linear and saturation). Slope values are average value obtained from eight devices at both the bias conditions.

### 7.3.5 Planar Structure VS FinFET

In the last part of this work, 1/f noise characteristics of FinFET is compared with planar structure (MGHK and SiON) after normalization with respect to different device areas and drain current levels at linear bias condition (Figure 7.9(a) trend plot). The 2D structure (MGHK and SION) show comparable 1/f noise level at 25Hz under different I<sub>d</sub> conditions. The 1/f noise level is quite comparable at low drain current conditions for 2D and 3D structure. However, the noise level of 3D structure (thin FinFET) is reduced significantly (about one decade) when the drain current is increased (nFET is similar to pFET). Additionally, variation of 3D structure is smaller than 2D structure (Figure 7.9(b)). The pFET have similar 1/f noise behavior as nFET (not shown here). Small variation was discussed by Fan *et al.* by TCAD simulation [165]. They concluded that

because of the stronger correlation between the charged trap and subthreshold current conduction the planar bulk devices with RDF (random doping fluctuation) exhibit broader RTN dispersion than the FinFET device. The variation in FinFET is mainly from line edge roughness (LER) and work function variation(WFV) [165]. Experimentally, as reported by Ohguro *et al.*, the 3D structure shows a low 1/*f* noise level as well as low 1/*f* noise variation compared to 2D structure [148]. The possible reason is, because the bulk silicon of the planar devices was doped a relatively larger variation was observed compared to intrinsic silicon bulk of FinFET devices. The smaller normalized 1/*f* noise of the 3D structure may be attributed to the intrinsic silicon bulk (less carriers scatter with dopants in the bulk), smaller surface electrical field (larger depletion region) compared to doped planar structure and modified short channel length due to lightly-doped drain (LDD) at higher gate voltages [159].



**Figure 7.9** (a) Normalized  $S_{id}$  ( $S_{id}/I_d^{2*}WL$ ) is plotted against different structure at different current bias condition (linear region) for nFET; (b) Normalized  $S_{id}$  ( $S_{id}/I_d^{2*}WL$ ) is plotted against drain current ( $I_d$ ) at linear region for nFET.

# 7.4 Conclusion

In this work, thick and thin oxide n/p FinFETs were compared to understand the impact of EOT on the 1/*f* noise mechanisms. pFinFET is considered as mobility fluctuation model regardless of its oxide thickness. However, the noise model of nFinFET deviates from  $\Delta n$  model to  $\Delta u$  model when EOT is decreased. The oxide volume trap density and Hooge empirical parameter were extracted based on existing model. For thin oxide, noise dispersion between linear and saturation region at high current bias condition is discovered. The short channel length and LDD structure are found to be very sensitive to the gate voltages in the linear region. Flicker noise behavior at three different temperature (-40 °C, 25 °C, 125 °C) was studied to enlighten the physical mechanism of flicker noise. Flicker noise mechanism deviated from  $\Delta u$  to  $\Delta n$  and noise spectrum slope measured at linear and saturation region tend to converge when temperature was decreased. Finally, 2D and 3D structures were compared to show FinFET has a more uniform S<sub>id</sub> distribution and a reduced normalized noise level when transistor is biased at high drain current in linear region.

### **CHAPTER 8**

# SUMMARY AND FUTURE WORK

# 8.1 Summary

This dissertation investigates the oxide/substrate interface quality and the dielectric quality of metal oxide semiconductor (MOS) gate stack structures as they are critical to future CMOS technology. Since high mobility substrates like Ge have attracted increasing attention to enhance the devices performance we have investigated the high-k dielectrics on both silicon and germanium substrates for EOT scaling and interface performance. In this study, we have characterized several MOS structures, prepared by advanced atomic layer deposition (ALD) process and with pre and post treatment by plasma generated by slot plane antenna (SPA).

Different electrical characterization methods like CV, GV, DLTS, IV, TDDB, and noise measurement were used throughout this work. They have been briefly introduced in Chapter 3. Here, a comparison is presented for conductance method, low frequency CV, DLTS, and flicker noise in terms of their capability and difficulty of implementation. It is listed in Table 8.1.

As can be expected, DLTS and flicker noise measurement are more difficult to implement as compared to the other two methods. Conductance and low frequency CV methods are part of the same model for device characterization, which can be implemented simultaneously for calibration of measurement set up. However, they are not able to provide true energy levels of the trap and it is usually fulfilled by simulation softwares like CVC 7.0.. The detection of trap energy level is usually limited in depletion

region, and can be extended to inversion region if substrate is not doped (no minority carrier response). To extract the energy level directly DLTS measurements are required. Flicker noise is a reliability issue became serious issues when device is scaled. The level of noise sometimes is more important than their defects information.

Methods	Difficult of implementation	Measuring time	Accuracy of D <sub>it</sub>	Resolution of $D_{it}$	Energy level?	Detection range in bandgap
Conductance	Easy	Minutes	High	High	No	Depletion region
Low frequency CV	Easy	Minutes	High	Medium	No	Depletion region
DLTS	Hard	Hours	Medium	Low	Yes	Accumulation & depletion region
Flicker noise	Medium	Hours	Medium	Low	No	Inversion region

**Table 8.1** Comparison of Characterization Method for  $D_{it}$ 

In Chapter 4, it was observed that the  $D_{it}$  value is a function of the dielectric constant in Al incorporated HfO<sub>2</sub>. The  $D_{it}$  is also directly related to the structure of dielectric. This is in contrast to the SiO<sub>2</sub>/Si where SiO<sub>2</sub> is always amorphous under the conventional fabrication process. Even though the interfacial layer of our samples is chemically prepared, it does not act as a perfect insulator as the thickness is close to the atomic level. The carriers in the Si substrate can respond to the HfAlO, and the trapping and de-trapping of carrier process is affected by the HfAlO structure. In addition, small percentage of Al is mainly responsible to change the structure of HfO<sub>2</sub> from amorphous to crystalline. The amorphous structure has lowest  $D_{it}$  (2.76 × 10<sup>11</sup> eV<sup>-1</sup>cm<sup>-2</sup>) whereas t-HfO<sub>2</sub> has the highest  $D_{it}$  (1.27 × 10<sup>12</sup> eV<sup>-1</sup>cm<sup>-2</sup>). The  $D_{it}$  results of other structures are within the range from lowest to highest value. It is concluded that increasing the dielectric constant of high-k gate dielectrics comes with a price, higher  $D_{it}$  that decreases the channel mobility.

In Chapter 5, Ge/ALD 1nm-Al<sub>2</sub>O<sub>3</sub>/ALD 3.5nm-ZrO<sub>2</sub>/ALD TiN MOS capacitors with three different interface treatments were demonstrated. COR&SPAO<sub>x</sub> samples show superior interfacial characteristics at room temperature. After evaluating several parameters like EOT, flatband voltage, bulk doping, and interface defects density, COR&SPAO<sub>x</sub> (dry) has better interface quality than Chemox (wet) and COR&O<sub>3</sub> (dry) processed sample. However they all have higher  $D_{it}$  values in the order of  $10^{13}$  cm<sup>-2</sup>eV<sup>-1</sup>, which causes Fermi level more or less pinned, which is confirmed by low temperature measurements. Dry processed sample (COR&SPAO<sub>x</sub> and COR&O<sub>3</sub>) has more negative V<sub>th</sub> shift due to existing border trap characterized using DLTS method. The levels of leakage current of three samples confirm EOT values. Therefore, COR&SPAO<sub>x</sub> (dry) has lowest trap assisted tunneling effect leading to lowest leakage current.

In Chapter 6, the interfacial layer quality ( $D_{it}$ ), and quality of high-k layer in terms of leakage current density and TDDB under different SPAO annealing were studied and discussed. It is found that SPAO forms GeO<sub>2</sub> at the interface, however subsequent ALD process decomposed the unstable GeO<sub>2</sub> into GeO<sub>x</sub>. GeO<sub>x</sub> is more reliable than GeO<sub>2</sub> in terms of TDDB results with no significant different in  $D_{it}$  values. SPAO removed high-k layer defects as confirmed by the temperature I-V measurements. Different SPAO strategy also formed different interfacial layer thickness. Oxygen has to diffuse through high-k layer when SPAO is performed after high-k deposition. Chapter 6 somewhat also revealed improvement and understanding of post annealing and ALD process, which is very critical to future implementation of sub-nm EOT on high-k layers regarding that they impact the interfacial layer quality.

As FinFETs are being used in advanced technology nodes, Chapter 7 compared the different flicker noise behavior of FinFETs with that of planar structure in terms of noise level. FinFET shows lower noise level at high gate bias and in linear bias. Additionally, the impact of EOT on the noise mechanisms was studied in detail at different temperature. It was observed the flicker noise mechanism in nMOS is modifed from McWhorter model to Hooge model as EOT is reduced while that in pMOS, Hooge model is relevant. When temperature decreases, flicker noise mechanism shows more dependence on McWhorter model, which is a consequence of reduced phonon scattering in the system.

#### 8.2 Future Work

For the future work, the characterization methods will be correlated further. The following issues have to be resolved to further understand the high-k/substrate interface and to implement new processes in CMOS technology.

- 1. EOT high-k/Si can be scaled below 0.5 nm by preparing thinner interfacial layer, however  $D_{it}$  has to be monitored.
- 2. Interface treatment of high-k is necessary to be studied under different ambience comprehensively to reduce  $D_{it}$ .
- 3. High-k/Ge device need more study on their reliability like flat band voltage shift under different stress polarities to confirm it is interfacial layer degradation.
- 4. Gate dielectrics of high-k/Ge can be studied for different gate dielectrics.

#### REFERENCES

- [1] H. Iwai, "Roadmap for 22 nm and Beyond," *Microelectron. Eng.*, vol. 86 p. 1520, 2009.
- [2] maltiel-consulting.com, 'International Technology Roadmap for Semiconductors: 2012 Update', 2012, [Online]. Available: http://www.maltielconsulting.com/ITRS-2012-Update-Overview.pdf. [Accessed: 28- Jun-2016].
- [3] G. D. Wilk, R. M. Wallace, and J. M. Anthony, "High-K Gate Dielectrics: Current Status and Materials Properties Considerations," J. Appl. Phys., vol. 89, p. 5243, 2001.
- [4] A. Lubow, S. Ismail-Beigi, and T. P. Ma, "Comparison of Drive Currents in Metal-Oxide-Semiconductor Field-Effect Transistors Made of Si, Ge, GaAs, InGaAs, and InAs Channels," *Appl. Phys. Lett.*, vol. 96, p. 122105, 2010.
- [5] D. Hisamoto, W.-C. Lee, J. Kedzierski, H. Takeuchi, K. Asano, C. Kuo, et al., "FinFET—A Self-Aligned Double-Gate MOSFET Scalable to 20 nm," *IEEE T. Electron. Dev.*, vol. 47, 2000.
- [6] R. W. Johnson, A. Hultqvist, and S. F. Bent, "A Brief Review of Atomic Layer Deposition: from Fundamentals to Applications," *Mater. Today.*, vol. 17, p. 236, 2014.
- [7] T. Tanimura, Y. Watanabe, Y. Sato, Y. Kabe, and Y. Hirota, "Effect of Microwave Plasma Treatment on Silicon Dioxide Films Grown by Atomic Layer Deposition at Low Temperature," J. Appl. Phys., vol. 113, p. 064102, 2013.
- [8] E. H. Nicollian and A. Goetzberger, "The Si-SiO<sub>2</sub> Interface-Electrical Properties as Determined by the Metal-Insulator-Silicon Conductance Technique," *AT&T Tech. J.*, vol. 46, p. 1055, 1967.
- [9] D. V. Lang, "Deep-Level Transient Spectroscopy: a New Method to Characterize Traps in Semiconductors," *J. Appl. Phys*, vol. 45, p. 3023, 1974.
- [10] J. F. Verweij and J. H. Klootwijk, "Dielectric breakdown I: A review of oxide breakdown," *Microelectr. J*, vol. 27, p. 611, 1996.
- [11] D. Misra, R. Garg, P. Srinivasan, N. Rahim, and N. A. Chowdhury, "Interface Characterization of High-K Dielectrics on Ge Substrates," *Mat. Sci. Semicon. Proc.*, vol. 9, p. 741, 2006.

- [12] S. C. Vitkavage, E. A. Irene, and H. Z. Massoud, "An Investigation of Si-SiO<sub>2</sub> Interface Charges in Thermally Oxidized (100), (110), (111), and (511) Silicon," J. Appl. Phys., vol. 68, p. 5262, 1990.
- [13] A. Kerber, K. Maitra, A. Majumdar, M. Hargrove, R. J. Carter, and E. A. Cartier, "Characterization of Fast Relaxation During BTI Stress in Conventional and Advanced CMOS Devices With Gate Stacks," *IEEE Trans. Electron Devices*, vol. 55, p. 3175, 2008.
- [14] D. Kuzum, T. Krishnamohan, A. Nainani, Y. Sun, P. A. Pianetta, H.-S. PhilipWong, et al., "High-Mobility Ge N-MOSFETs and Mobility Degradation Mechanisms," *IEEE T. Electron. Dev.*, vol. 58, p. 59, 2011.
- [15] aps.org, 'November 17 December 23, 1947: Invention of the First Transistor', 2000, [Online]. Available: http://www.aps.org/publications/apsnews/20 0011/history.cfm. [Accessed: 14-Jul-2016].
- [16] K. Kit, S. Suzuki, H. Nomura, T. Takahashi, T. Nishimura, and A. Toriumi, "Direct Evidence of GeO Volatilization from GeO2/Ge and Impact of Its Suppression on GeO<sub>2</sub>/Ge Metal–Insulator–Semiconductor Characteristics," *Jpn. J. Appl. Phys.*, vol. 47, p. 2349, 2008.
- [17] M. Fukuda, Watarumizubayashi, A. Kohno, S. Miyazaki, and M. Hirose, "Analysis of Tunnel Current through Ultrathin Gate Oxides," *Jpn. J. Appl. Phys.*, vol. 37, p. L1534, 1998.
- [18] J.-L. Everaert, T. Conard, and M. Schaekers, "SiON Gate Dielectric Formation by Rapid Thermal Oxidation of Nitrided Si," in 13th IEEE International Conference on Advanced Thermal Processing of Semiconductors, 2005, p. 135.
- [19] J. Robertson, "Band Offsets of Wide-Band-Gap Oxides and Implications for Future Electronic Devices," J. Vac. Sci. Technol. B, vol. 18, p. 1785, 2000.
- [20] A. P. Huang, Z. C. Yang, and P. K. Chu, *Advances in Solid State Circuit Technologies*, 2010, p. 333.
- [21] M. C. Zeman, C. C. Fulton, G. Lucovsky, R. J. Nemanich, and W.-C. Yang, "Thermal Stability of TiO<sub>2</sub>, ZrO<sub>2</sub>, or HfO<sub>2</sub> on Si(100) by Photoelectron Emission Microscopy," *J. Appl. Phys.*, vol. 99, p. 023519, 2006.
- [22] K. Kukli, J. Niinistö, A. Tamm, J. Lu, M. Ritala, M. Leskelä, et al., "Atomic Layer Deposition of ZrO<sub>2</sub> And HfO<sub>2</sub> on Deep Trenched and Planar Silicon," *Microelectron. Eng.*, vol. 84, p. 2010, 2007.

- [23] S. Stemmer, Y. Li, B. Foran, P. S. Lysaght, S. K. Streiffer, P. Fuoss, et al., "Grazing-Incidence Small Angle X-Ray Scattering Studies of Phase Separation in Hafnium Silicate Films," Appl. Phys. Lett., vol. 83, p. 3141, 2003.
- [24] R. B. V. Dover, "Amorphous Lanthanide-Doped TiO<sub>x</sub> Dielectric Films," Appl. Phys. Lett., vol. 74, p. 3041, 1999.
- [25] Y.-S. Lin, R. Puthenkovilakam, and J. P. Chang, "Dielectric Property and Thermal Stability of HfO<sub>2</sub> on Silicon," *Appl. Phy. Lett.*, vol. 81, p. 2041, 2002.
- [26] P. K. Hurley, K. Cherkaoui, E. O'Connor, M. C. Lemme, H. D. B. Gottlob, M. Schmidt, *et al.*, "Interface Defects in HfO<sub>2</sub>, LaSiO<sub>x</sub>, and Gd<sub>2</sub>O<sub>3</sub> High-K/Metal–Gate Structures on Silicon," *J. Electrochem. Soc.*, vol. 155, p. G13, 2008.
- [27] C. H. Bjorkman, J. T. Fitch, and G. Lucovsky, "Correlation between Midgap Interface State Density and Thickness-Averaged Oxide Stress and Strain at Si/SiO<sub>2</sub> Interfaces Formed by Thermal Oxidation of Si," *Appl. Phys. Lett.*, vol. 56, p. 1983, 1990.
- [28] K. Choi, T. Ando, E. Cartier, A. Kerber, V. Paruchuri, J. Iacoponi, et al., "The Past, Present and Future of High-K/Metal Gates," in ECS Trans., 2013, p. 17.
- [29] J. Robertson, "Interfaces and Defects of High-K Oxides on Silicon," Solid State Electron., vol. 49, p. 283, 2005.
- [30] M. V. Fischetti, D. A. Neumayer, and E. A. Cartier, "Effective Electron Mobility in Si Inversion Layers in Metal–Oxide–Semiconductor Systems with a High-K Insulator: the Role of Remote Phonon Scattering," J. Appl. Phys., vol. 90, p. 4587, 2001.
- [31] C. C. Hobbs, L. R. C. Fonseca, A. Knizhnik, V. Dhandapani, S. B. Samavedam, W. J. Taylor, *et al.*, "Fermi-Level Pinning at the Polysilicon/Metal–Oxide Interface—Part II," *IEEE T. Electron. Dev.*, vol. 51, p. 978, 2004.
- [32] P. D. Kirsch, M. A. Quevedo-Lopez, S. A. Krishnan, B. H. Lee, G. Pant, M. J. Kim, *et al.*, "Mobility and Charge Trapping Comparison for Crystalline and Amorphous HfON and HfSiON Gate Dielectrics," *Appl. Phys. Lett.*, vol. 89, p. 242909, 2006.
- [33] A. Nichau, A. Schäfer, L. Knoll, S. Wirths, T. Schram, L.-Å. Ragnarsson, et al., "Reduction of Silicon Dioxide Interfacial Layer to 4.6 Å EOT by Al Remote Scavenging in High-K/Metal Gate Stacks on Si," *Microelectron. Eng.*, vol. 109 p. 109, 2013.

- [34] T. Ando, "Ultimate Scaling of High-к Gate Dielectrics: Higher-к or Interfacial Layer Scavenging?," *Materials,* vol. 5, p. 478, 2012.
- [35] Y. M. Ding and D. Misra, "Oxide Structure-Dependent Interfacial Layer Defects of HfAlO/SiO<sub>2</sub>/Si Stack Analyzed by Conductance Method," *J. Vac. Sci. Technol. B*, vol. 33, p. 021203, 2014.
- [36] T. Ando, M. M. Frank, K. Choi, C. Chio, J. Bruley, M. Hopstaken, et al., "Ultimate EOT Scaling (<5Å) Using Hf-Based High-K Gate Dielectrics and Impact on Carrier Mobility," in ECS Trans., 2010, p. 115.
- [37] K. Tatsumura, M. Goto, S. Kawanaka, and A. Kinoshita, "Correlation between Low-Field Mobility and High-Field Carrier Velocity in Quasi-Ballistic-Transport MISFETs scaled down to L<sub>g</sub>=30 nm," in 2009 IEEE International Electron Devices Meeting (IEDM), Baltimore, MD, 2009, p. 1.
- [38] Y. Kamata, "High-k/Ge MOSFETs for Future Nanoelectronics," *Mater. Today*, vol. 11, p. 30, 2008.
- [39] A. Dimoulas, P. Tsipas, A. Sotiropoulos, and E. K. Evangelou, "Fermi-Level Pinning and Charge Neutrality Level in Germanium," *Appl. Phys. Lett.*, vol. 89, p. 252110, 2006.
- [40] Y. Kamata, Y. Kamimuta, T. Ino, R. Iijima, M. Koyama, and A. Nishiyama, "Influences of Annealing Temperature on Characteristics of Ge p-Channel Metal Oxide Semiconductor Field Effect Transistors with ZrO<sub>2</sub> Gate Dielectrics," *Jpn. J. Appl. Phys.*, vol. 45, p. 5651, 2006.
- [41] A. Toriumi, T. Tabata, C. H. Lee, T. Nishimura, K. Kita, and K. Nagashio, "Opportunities and Challenges for Ge CMOS – Control of Interfacing Field on Ge is a Key," *Microelectron. Eng.*, vol. 86, p. 1571, 2009.
- [42] Q. Xie, S. Deng, M. Schaekers, D. Lin, M. Caymax, A. Delabie, et al., "Germanium Surface Passivation and Atomic Layer Deposition of High-K Dielectrics—a Tutorial Review on Ge-Based Mos Capacitors," Semicond. Sci. Technol., vol. 27, p. 074012, 2012.
- [43] C.-M. Lin, H.-C. Chang, I.-H. Wong, S.-J. Luo, C. W. Liu, and C. Hu, "Interfacial Layer Reduction and High Permittivity Tetragonal ZrO<sub>2</sub> on Germanium Reaching Ultrathin 0.39 nm Equivalent Oxide Thickness," *Appl. Phys. Lett.*, vol. 102, p. 232906, 2013.
- [44] Y. Fukuda, T. Ueno, S. Hirono, and S. Hashimoto, "Electrical Characterization of Germanium Oxide/Germanium Interface Prepared by Electron-Cyclotron-Resonance Plasma Irradiation," *Jpn. J. Appl. Phys.*, vol. 44, p. 6981, 2005.

- [45] R. Zhang, T. Iwasaki, N. Taoka, M. Takenaka, and S. Takagi, "Al<sub>2</sub>O<sub>3</sub>/GeO<sub>x</sub>/Ge Gate Stacks with Low Interface Trap Density Fabricated by Electron Cyclotron Resonance Plasma Postoxidation," *Appl. Phys. Lett.*, vol. 98, p. 112902, 2011.
- [46] A. Delabie, F. Bellenger, M. Houssa, T. Conard, S. V. Elshocht, M. Matty Caymax, et al., "Effective Electrical Passivation of Ge(100) for High-K Gate Dielectric Layers using Germanium Oxide," Applied Physics Letters, vol. 91, p. 082904, 2007.
- [47] H. Seo, F. Bellenger, K. B. Chung, M. Houssa, M. Meuris, M. Heyns, *et al.*, "Extrinsic Interface Formation of HfO<sub>2</sub> and Al<sub>2</sub>O<sub>3</sub>/GeO<sub>x</sub> Gate Stacks on Ge (100) Substrates," *J. Appl. Phys.*, vol. 106, p. 044909, 2009.
- [48] M. Houssa, G. Pourtois, M. Caymax, M. Meuris, and M. M. Heyns, "First-Principles Study of the Structural and Electronic Properties of (100) Ge/Ge(M) O<sub>2</sub> Interfaces (M = Al ,La, or Hf)," *Appl. Phys. Lett.*, vol. 92, p. 242101, 2008.
- [49] E. H. Nicollian and J. R. Brews, *MOS (Metal Oxide Semiconductor) Physics and Technology*. New York: Wiley, 1982, p. 41.
- [50] E. H. Nicollian and J. R. Brews, *MOS (Metal Oxide Semiconductor) Physics and Technology*. New York: Wiley, 1982, p. 65.
- [51] E. H. Nicollian and J. R. Brews, *MOS (Metal Oxide Semiconductor) Physics and Technology*. New York: Wiley, 1982, p. 78.
- [52] D. K. Schroder, *Semiconductor Material and Device Characterization*. Hoboken: Wiley, 2006, p. 323, 324.
- [53] Y. Yuan, LingquanWang, B. Yu, B. Shin, J. Ahn, P. C. McIntyre, *et al.*, "A Distributed Model for Border Traps in Al<sub>2</sub>O<sub>3</sub> InGaAs MOS Devices," *IEEE ELECTR. DEVICE L.*, vol. 32, p. 485, 2011.
- [54] E. H. Nicollian and J. R. Brews, *MOS (Metal Oxide Semiconductor) Physics and Technology*. New York: Wiley, 1982, p. 82.
- [55] C. N. Berglund, "Surface States at Steam-Grown Silicon-Silicon Dioxide Interfaces," *IEEE T. Electron. Dev.*, vol. ED-13, p. 701, 1966.
- [56] D. K. Schroder, Semiconductor Material and Device Characterization. Hoboken: Wiley, 2006, p. 344.
- [57] J. Schmitz, M. H. H. Weusthof, and A. J. Hof, "Leakage Current Correction in Quasi-Static C-V Measurements," in *IEEE 2004 Int. Conference on Microelectronic Test Structures*, 2004, p. 179.

- [58] E. H. Nicollian and J. R. Brews, *MOS (Metal Oxide Semiconductor) Physics and Technology*. New York: Wiley, 1982, p. 224, 225.
- [59] E. M. Vogel, W. K. Henson, C. A. Richter, and J. S. Suehle, "Limitations of Conductance to the Measurement of the Interface State Density of MOS Capacitors with Tunneling Gate Dielectrics," *IEEE T. Electron. Dev.*, vol. 47, p. 601, 2000.
- [60] D. K. Schroder, *Semiconductor Material and Device Characterization*. Hoboken: Wiley, 2006, p. 107, 347.
- [61] K. Yamasaki, M. Yoshida, and T. Sugano, "Deep Level Spectroscopy of Bulk Traps and Interface States in Si MOS Diodes," *Jpn. J. Appl. Phys.*, vol. 18, p. 113, 1979.
- [62] M. Schulz and N. M. Johnson, "Transient Capacitance Measurements of Hole Emission from Interface States In MOS Structures," *Appl. Phys. Lett.*, vol. 31, p. 622, 1977.
- [63] N. Shashank, "DLTS study of annihilation of oxidation induced deep-level defects in Ni/SiO2/n-Si MOS structures," *Bull. Mater. Sci.*, vol. 34, p. 1627, 2011.
- [64] D. K. Schroder, Semiconductor Material and Device Characterization. Hoboken: Wiley, 2006, p. 271.
- [65] H. Nakashima, T. Miyagawa, S. Sugitani, and K. Hashimoto, "Method of Analysis of a Single-Peak DLTS Spectrum with Two Overlapping Deep-Trap Responses," *Jpn. J. Appl. Phys.*, vol. 25, p. 205, 1986.
- [66] K. Aadithya, S. Venogopalan, A. Demir, and J. Roychowdhury, "MUSTARD: A Coupled, Stochastic/Deterministic, Discrete/Continuous Technique for Predicting the Impact of Random Telegraph Noise on SRAMs and DRAMs," presented at the Des. Aut. Con., New York, NY., 2011.
- [67] M. J. Uren, D. J. Day, and M. J. Kirton, "1/f and Random Telegraph Noise in Silicon Metal-Oxide-Semiconductor Field-Effect Transistors," *Appl. Phys. Lett.*, vol. 47, p. 1195, 1985.
- [68] L. K. J. Vandamme, "Noise as a Diagnostic Tool for Quality and Reliability of Electronic Devices," *IEEE T. Electron. Dev.*, vol. 41, p. 2176, 1994.
- [69] A. L. McWhorter, Semiconductor Surface Physics. Philadephia: University of Pennsylvania Press, 1957, p. 207-228.
- [70] F. N. Hooge, "l/f Noise Sources," *IEEE T. Electron. Dev.*, vol. 41, p. 1926, 1994.

- [71] K. K. Hung, P. K. Ko, C. Hu, and Y. C. Cheng, "A Unified Model for the Flicker Noise Metal-Oxide-Semiconductor Field-Effect Transistors," *IEEE T. Electron. Dev.*, vol. 37, p. 654, 1990.
- [72] P. Magnone, F. Crupi, G. Giusi, C. Pace, E. Simoen, C. Claeys, *et al.*, "1/f Noise in Drain and Gate Current of MOSFETs With High-k Gate Stacks," *IEEE T. Device. Mat. Re.*, vol. 9, p. 180, 2009.
- [73] F.-C. Chiu, "A Review on Conduction Mechanisms in Dielectric Films," Adv. Mat. Sci. Eng., vol. 2014, p. 1, 2014.
- [74] N. Matsuo, T. Miura, A. Urakami, and T. Miyoshi, "Analysis of Direct Tunneling for Thin SiO<sub>2</sub> Film," Jpn. J. Appl. Phys., vol. 38, p. 3967, 1999.
- [75] D. K. Schroder, Semiconductor Material and Device Characterization. Hoboken: Wiley, 2006, p. 693, 694.
- [76] J. S. Suehle, "Ultrathin Gate Oxide Reliability: Physical Models, Statistics, and Characterization," *IEEE T. Electron. Dev.*, vol. 49, p. 958, 2002.
- [77] P. E. Nicollian, A. T. Krishnan, C. A. Chancellor, R. B. Khamankar, S. Chakravarthi, C. Bowen, et al., "The Current Understanding of the Trap Generation Mechanisms that Lead to the Power Law Model for Gate Dielectric Breakdown," in *IEEE International Reliability Physics Symposium Proceedings. 45th Annual*, Phoenix, AZ, 2007 p. 197.
- [78] W. J. Zhu, T. Tamagawa, M. Gibson, T. Furukawa, and T. P. Ma, "Effect of Al Inclusion in HfO<sub>2</sub> on the Physical and Electrical Properties of the Dielectrics," *IEEE ELECTR. DEVICE L.*, vol. 23, p. 649, 2002.
- [79] F. J. Grunthaner and J. Maserjian, "Experimental Observations of the Chemistry Of The SiO<sub>2</sub>/Si Interface," *IEEE T. Nucl. Sci.*, vol. NS-24, p. 2108, 1977.
- [80] K. Kutsuki, T. Ono, and K. Hirose, "First-Principles Study on Electronic Structure of Si/SiO<sub>2</sub> Interface-Effect of Interface Defects on Local Charge Density," *Sci. Technol. Adv. Mat.*, vol. 8, p. 204, 2007.
- [81] M. N. Bhuyian, D. Misra, K. Tapily, R. D. Clark, S. Consiglio, C. S. Wajda, et al., "Cyclic Plasma Treatment during ALD Hf<sub>1-x</sub>ZrxO<sub>2</sub> Deposition," J. Electrochem. Soc., vol. 3, p. N83, 2014.
- [82] Y.-K. Chiou, C.-H. Chang, C.-C. Wang, K.-Y. Lee, T.-B. Wu, R. Kwo, et al., "Effect of Al Incorporation in the Thermal Stability of Atomic-Layer-Deposited HfO<sub>2</sub> for Gate Dielectric Applications," J. Electrochem. Soc., vol. 154, p. G99, 2007.

- [83] H. Y. Yu, M. F. Li, B. J. Cho, C. C. Yeo, M. S. Joo, D.-L. Kwong, *et al.*, "Energy Gap and Band Alignment for (HfO<sub>2</sub>)<sub>x</sub>(Al<sub>2</sub>O<sub>3</sub>)<sub>1-x</sub> on (100) Si," *Appl. Phys. Lett.*, vol. 81, p. 376, 2002.
- [84] T. J. Park, J. H. Kim, J. H. Jang, C.-K. Lee, K. D. Na, S. Y. Lee, *et al.*, "Reduction of Electrical Defects in Atomic Layer Deposited HfO<sub>2</sub> Films by Al Doping," *Chem. Mater.*, vol. 22, p. 4175, 2010.
- [85] Y. Yang, W. Zhu, T. P. Ma, and S. Stemmer, "High-Temperature Phase Stability Of Hafnium Aluminate Films For Alternative Gate Dielectrics," J. Appl. Phys., vol. 95, p. 3772, 2004.
- [86] M. A. Sahiner, P. S. Lysaght, J. C. Woicik, C. S. Park, J. Huang, G. Bersuker, et al., "Local Structural Modifications Of The HfO<sub>2</sub> Layer In the Al<sub>2</sub>O<sub>3</sub> Capped High-K Dielectric Films as Probed By EXAFS," Phys. Status Solidi A., vol. 209, p. 679, 2012.
- [87] P. K. Park and S.-W. Kang, "Enhancement of Dielectric Constant in HfO<sub>2</sub> Thin Films by the Addition of Al<sub>2</sub>O<sub>3</sub>," *Appl. Phys. Lett.*, vol. 89, p. 192905, 2006.
- [88] D. Vanderbilt, X. Zhao, and D. Ceresoli, "Structural and Dielectric Properties of Crystalline and Amorphous ZrO<sub>2</sub>," *Thin Solid Films*, vol. 486, p. 125, 2005.
- [89] C.-K. Lee, E. Cho, H.-S. Lee, C. S. Hwang, and S. Han, "First-Principles Study on Doping and Phase Stability of HfO<sub>2</sub>," *Phys. Rev. B.*, vol. 78, p. 012102, 2008.
- [90] M.-H. Cho, K. B. Chung, H. S. Chang, D. W. Moon, S. A. Park, Y. K. Kim, *et al.*, "Interfacial Reaction Depending on the Stack Structure of Al<sub>2</sub>O<sub>3</sub> And HfO<sub>2</sub> During Film Growth and Postannealing," *Appl. Phys. Lett.*, vol. 85, p. 4115, 2004.
- [91] T. Nishimura, T. Okazawa, Y. Hoshino, Y. Kido, K. Iwamoto, K. Tominaga, et al., "Atomic Scale Characterization of HfO<sub>2</sub>/Al<sub>2</sub>O<sub>3</sub> Thin Films Grown on Nitrided and Oxidized Si Substrates," J. Appl. Phys., vol. 96, p. 6113, 2004.
- [92] N. Zhan, M. Xu, D. W. Zhang, and F. Lu, "A Study of Interface Characteristics in HfAlO/P-Si by Deep Level Transient Spectroscopy," *Appl. Surf. Sci.*, vol. 254, p. 7512, 2008.
- [93] K. Tapily, S. Consiglio, R. D. Clark, R. Vasić, C. S. Wajda, J. Jordan-Sweet, et al., "Higher-K Formation in Atomic Layer Deposited Hf<sub>1-x</sub>Al<sub>x</sub>O<sub>y</sub>," ECS Trans., vol. 64, p. 123 2014.

- [94] K.-J. Choi, W.-C. Shin, and S.-G. Yoon, "Effect of Annealing Conditions on a Hafnium Oxide Reinforced SiO<sub>2</sub> Gate Dielectric Deposited by Plasma-Enhanced Metallorganic CVD," J. Electrochem. Soc., vol. 149, p. F18, 2002.
- [95] J. R. Hauser and K. Ahme, "Characterization of Ultra-Thin Oxides Using Electrical C-V and I-V Measurements," in *AIP Conf. Proc.*, 1998, p. 235.
- [96] D. Ceresoli and D. Vanderbilt, "Structural and Dielectric Properties of Amorphous ZrO<sub>2</sub> and HfO<sub>2</sub>," *Phys. Rev. B.*, vol. 74, p. 125108, 2006.
- [97] R. Puthenkovilakam, M. Sawkar, and J. P. Chang, "Electrical Characteristics of Postdeposition Annealed HfO<sub>2</sub> on Silicon," *Appl. Phys. Lett.*, vol. 86, p. 202902, 2005.
- [98] C. Zhao, G. Roebben, M. Heyns, and O. V. D. Biest, "Crystallisation and Tetragonal-Monoclinic Transformation in ZrO<sub>2</sub> and HfO<sub>2</sub> Dielectric Thin Films," *Key Eng. Mat.*, vol. 206, p. 1285, 2002.
- [99] R. Sreenivasan, P. C. McIntyre, H. Kim, and K. C. Saraswat, "Effect of Impurities on the Fixed Charge of Nanoscale HfO<sub>2</sub> Films Grown by Atomic Layer Deposition," *Appl. Phys. Lett.*, vol. 89, p. 112903, 2006.
- [100] S. Ferrari, G. Scarel, C. Wiemer, and M. Fanciulli, "Chlorine Mobility during Annealing in N<sub>2</sub> in ZrO<sub>2</sub> and HfO<sub>2</sub> Films Grown by Atomic Layer Deposition," J. Appl. Phys., vol. 92, p. 7675, 2002.
- [101] S. H. Bae, C. H. Lee, R. Clark, and D. L. Kwong, "MOS Characteristics of Ultrathin CVD HfAlO Gate Dielectrics," *IEEE Electr. Device L.*, vol. 24, p. 556, 2003.
- [102] L. Kornblum, B. Meyler, C. Cytermann, S. Yofis, J. Salzman, and M. Eizenberg, "Investigation of the Band Offsets Caused by Thin Al<sub>2</sub>O<sub>3</sub> Layers in HfO<sub>2</sub> Based Si Metal Oxide Semiconductor Devices," *Appl. Phys. Lett.*, vol. 100, p. 062907, 2012.
- [103] H. L. Shang, H. Okorn-Schmidt, K. K. Chan, M. Copel, J. A. Ott, P. M. Kozlowski, et al., "High Mobility p-channel Germanium MOSFETs with a Thin Ge Oxynitride Gate Dielectric," presented at the Int. El. Devices Meet, 2002.
- [104] H. Shang, K.-L. Lee, P. Kozlowski, C. D'Emic, I. Babich, E. Sikorski, et al., "Self-Aligned n-Channel Germanium MOSFETs with a Thin Ge Oxynitride Gate Dielectric and Tungsten Gate," *IEEE Electr. Device L.*, vol. 25, p. 135, 2004.

- [105] P. Batude, X. Garros, L. Clavelier, C. L. Royer, J. M. Hartmann, V. Loup, *et al.*, "Insights on Fundamental Mechanisms Impacting Ge Metal Oxide Semiconductor Capacitors with High-K/Metal Gate Stacks," *J. Appl. Phys.*, vol. 102, p. 034514, 2007.
- [106] D. Misra, "Issues and Challenges of High-k Dielectrics on High-Mobility Substrates," *ECS Trans.*, vol. 41, p. 109, 2011.
- [107] W. Baomin, R. Guoping, J. Yulong, Q. Xinping, L. Bingzong, and L. Ran, "Capacitance–Voltage Characterization of Fully Silicided Gated MOS Capacitor," J. Semicond., vol. 30, p. 034002, 2009.
- [108] P. M. Lenahan and J. F. Conley, "What can Electron Paramagnetic Resonance Tell us about the Si/SiO<sub>2</sub>Si/SiO<sub>2</sub> System?," *J. Vac. Sci. Technol. B* vol. 16, p. 2134, 1992.
- [109] E. Kamiyama, K. Sueoka, and J. Vanhellemontb, "Formation Energy of Intrinsic Point Defects in Si and Ge and Implications for Ge Crystal Growth," ECS J. Solid State Sci. Technol., vol. 2 p. 104, 2013.
- [110] E. H. Nicollian and J. R. Brews, *MOS (Metal Oxide Semiconductor) Physics and Technology*. New York: Wiley, 1982, p.105, 106.
- [111] J. R. a. L. Lin, "Fermi Level Pinning in Si, Ge and GaAs Systems-MIGS or Defects?," in *IEEE International Electron Devices Meeting (IEDM)*, Baltimore, 2009, p. 119.
- [112] C.-C. Cheng, C.-H. Chien, G.-L. Luo, Y.-T. Ling, R.-D. Chang, C.-C. Kei, et al., "Effects of Minority-Carrier Response Behavior on Ge MOS Capacitor Characteristics: Experimental Measurements and Theoretical Simulations," *IEEE T. Electron. Dev.*, vol. 56, p. 1118, 2009.
- [113] E. Vincent, G. Ghibaudo, G. Morin, and C. Papadas, "On the Oxide Thickness Extraction in Deep-Submicro Technologies," in *IEEE Int. Conf. on Microelectron. Test Struct*, 1997, p. 105.
- [114] R. Hillard, J. Heddleson, D. Zier, P. Rai-Choudhury, and D. Schroder, in *Electrochem. Soc.*, Pennington, NJ, 1992, p. 261.
- [115] H.-P. Chen, J. Ahn, P. C. McIntyre, and Y. Taur, "Comparison of Bulk-Oxide Trap Models: Lumped Versus Distributed Circuit," *IEEE T. Electron. Dev.*, vol. 60, p. 3920, 2013.
- [116] R. V. Galatage, D. M. Zhernokletov, H. Dong, B. Brennan, C. L. Hinkle, R. M. Wallace, *et al.*, "Accumulation Capacitance Frequency Dispersion of III-V Metal-Insulator-Semiconductor Devices due to Disorder Induced Gap States," *J. Appl. Phys.*, vol. 116, p. 014504, 2014.

- [117] D. Kuzum, A. J. Pethe, T. Krishnamohan, and K. C. Saraswat, "Ge (100) and (111) N- and P-FETs with High Mobility and Low-T Mobility Characterization," *IEEE T. Electron. Dev.*, vol. 56, p. 648, 2009.
- [118] R. Engel-Herbert, Y. Hwang, and S. Stemmer, "Comparison of Methods to Quantify Interface Trap Densities at Dielectric/III-V Semiconductor Interfaces," J. Appl. Phys., vol. 108, p. 124101, 2010
- [119] E. H. Nicollian and J. R. Brews, *MOS (Metal Oxide Semiconductor) Physics and Technology*. New York: Wiley, 1982, p.32.
- [120] R. Zhang, T. Iwasaki, N. Taoka, M. Takenaka, and S. Takagi, "High-Mobility Ge pMOSFET With 1-nm EOT Al2O3/GeOx/Ge Gate Stack Fabricated by Plasma Post Oxidation," *IEEE T. Electron. Dev.*, vol. 59, p. 335, 2012.
- [121] Y. Kabe, R. Hasunuma, and K. Yamabe, "Oxidation of Silicon Utilizing a Microwave Plasma System: Electric-Stress Hardening of SiO<sub>2</sub> Films by Controlling the Surface and Interface Roughness," *Jpn. J. Appl. Phys.*, vol. 51, p. 041104, 2012.
- [122] S. Takagi, R. Zhang, T. Hoshii, N. Taoka, and M. Takenaka, "MOS Interface Control Technologies for III-V/Ge Channel MOSFETs," in *ECS Trans.*, 2011, p. 279.
- [123] X. Yang, S.-K. Wang, B. Sun, W. Zhao, H.-D. Chang, Z.-H. Zeng, et al., "A Comparative Study of Ge MOSFET using Al<sub>2</sub>O<sub>3</sub>GeO<sub>x</sub>/Ge Stacks-Forming High Quality GeO<sub>x</sub> Interface Layer to Boost Device Performance," in Solid-State and Integrated Circuit Technology (ICSICT), 2014 12th IEEE International Conference, Guilin, 2014, p. 1.
- [124] H. Le, W. Sheng-Kai, Z. Xiong, X. Bai-Qing, WuWang-Ran, Z. Yi, *et al.*, "Effect of Ultrathin GeO<sub>x</sub> Interfacial Layer Formed by Thermal Oxidation on Al<sub>2</sub>O<sub>3</sub> Capped Ge," *Chin. Phys. B*, vol. 23, p. 046804, 2014.
- [125] S. N. A. Murad, P. T. Baine, D. W. McNeill, S. J. N. Mitchell, B. M. Armstrong, M. Modreanu, *et al.*, "Optimisation and Scaling of Interfacial GeO<sub>2</sub> Layers for High-K Gate Stacks on Germanium and Extraction of Dielectric Constant of GeO<sub>2</sub>," *Solid State Electron.*, vol. 78, p. 136, 2012.
- [126] R. Zhang, W. Chern, X. Yu, M. Takenaka, J. L. Hoyt, and S. Takagi, "High Mobility Strained-Ge pMOSFETs with 0.7-nm Ultrathin EOT using Plasma Post Oxidation HfO2/Al2O3/GeOx Gate Stacks and Strain Modulation," presented at the 2013 IEEE International Electron Devices Meeting, Washington, DC, 2013.
- [127] Y. Kamata, Y. Kamimuta, T. Ino, and A. Nishiyama, "Direct Comparison of ZrO<sub>2</sub> and HfO<sub>2</sub> on Ge Substrate in Terms of the Realization of Ultrathin High-K Gate Stacks," *Jpn. J. Appl. Phys.*, vol. 44, p. 2323, 2005.

- [128] S. Mukhopadhyay, S. Mitra, Y. M. Ding, K. L. Ganapathi, D. Misra, N. Bhat, et al., "Effect of Post Plasma Oxidation on Ge Gate Stacks Interface Formation," in ECS Trans., Sandiego, US, 2016, p. 303.
- [129] P. P. Apte and K. C. Saraswat, "SiO<sub>2</sub>, Degradation with Charge Injection Polarity," *IEEE Electr. Device L.*, vol. 14, p. 512, 1993.
- [130] E. Hasegawa, A. Ishitani, K. Akimoto, M. Tsukiji, and N. Ohta, "Si0<sub>2</sub>/Si Interface Structures and Reliability Characteristics," *J. Electrochem. Soc.*, vol. 142, 1995.
- [131] R. Degraeve, T. Kauerauf, A. Kerber, E. Cartier, B. Govoreanu, P. Roussel, et al., "Stress Polarity Dependence of Degradation and Breakdown of SiO<sub>2</sub>/High-k Stacks," presented at the IEEE 41st Annual Inlernational Reliability, Dallas Texas, 2003.
- [132] W. L. Chang, J. H. Stathis, and E. Cartier, "Role of Interface Layer in Stress-Induced Leakage Current in High-k/Metal-Gate Dielectric Stacks," presented at the IEEE International Reliability Physics Symposium (IRPS), Anaheim, CA, 2010
- [133] M. N. U. Bhuyian, D. M. S. Poddar, K. Tapily, R. D. Clark, S. Consiglio, C. S. Wajda, et al., "Impact of Cyclic Plasma Treatment on Oxygen Vacancy Defects in TiN/HfZrO/SiON/Si Gate Stacks," Appl. Phys. Lett., vol. 106, p. 193508, 2015.
- [134] N. M. Ravindra and J. Zhao, "Fowler-Nordheim Tunneling in Thin SiO<sub>2</sub> Films," *Smart Mater. Struct.*, vol. 1, p. 197, 1992.
- [135] D. K. Cheng, Field and Wave Electromagnetics. Canada: Addison-Wesley, 1989, p. 116.
- [136] S. Monaghan, P. K. Hurley, K. Cherkaoui, M. A. Negara, and A. Schenk, "Determination of Electron Effective Mass and Electron Affinity in HfO<sub>2</sub> using MOS and MOSFET Structures," *Solid State Electron.*, vol. 53 p. 438, 2009.
- [137] M. L. Huang, Y. C. Chang, C. H. Chang, T. D. Lin, J. Kwo, T. B. Wu, *et al.*, "Energy-Band Parameters of Atomic-Layer-Deposition Al<sub>2</sub>O<sub>3</sub>/InGaAs Heterostructure," *Appl. Phys. Lett.*, vol. 89, p. 012903, 2006.
- [138] T. Kauerauf, R. Degraeve, E. Cartier, C. Soens, and G. Groeseneken, "LowWeibull Slope of Breakdown Distributions in High-K Layers," *IEEE Electr. Device L.*, vol. 23, p. 215, 2002.

- [139] C.-C. Cheng, C.-H. Chien, G.-L. Luo, J.-C. Liu, C.-C. Kei, D.-R. Liu, et al., "Characteristics of Atomic-Layer-Deposited Al<sub>2</sub>O<sub>3</sub> High-K Dielectric Films Grown on Ge Substrates," J. Electrochem. Soc., vol. 155, p. G203, 2008.
- [140] P. S. Goley and M. K. Hudait, "Germanium Based Field-Effect Transistors: Challenges and Opportunities," *Mat. Sci. Semicon. Proc.*, vol. 7, p. 2301, 2014.
- [141] W. F. Zhang, T.Nishimula, K. Nagashio, K. Kita, and A. Toriumi, "Conduction Band offset in GeO<sub>2</sub>/Ge Stack Determined by Internal Photoemission Spectroscopy," *ECS Trans.*, vol. 50, p. 91, 2012.
- [142] S. Rangan, E. Bersch, R. A. Bartynski, E. Garfunkel, and E. Vescovo, "GeO<sub>x</sub> Interface Layer Reduction upon Al-Gate Deposition on a HfO<sub>2</sub>/GeO<sub>x</sub>/Ge(001) stack," *Appl. Phys. Lett.*, vol. 92, p. 172906, 2008.
- [143] M.-H. Tsai and T.-P. Ma, "The Impact of Device Scaling on the Current Fluctuations in MOSFET's," *IEEE T. Electron. Dev.*, vol. 41, p. 2061, 1994.
- [144] G. Abowitz, E. Arnold, E. A, and Leventhal, "Surface States and l/f Noise in MOS Transistors," *IEEE T. Electron. Dev.*, vol. ED-14, p. 775, 1967.
- [145] J.-S. Lee, Y.-K. Choi, D. Ha, S. Balasubramanian, T.-J. King, and J. Bokor, "Hydrogen Annealing Effect on DC and Low-Frequency Noise Characteristics in CMOS FinFETs," *IEEE ELECTR. DEVICE L.*, vol. 24, p. 186, 2003.
- [146] T. Chiarella, L. Witters, A. Mercha, C. Kerner, M. Rakowski, C. Ortolland, *et al.*, "Benchmarking SOI and Bulk FinFET Alternatives for PLANAR CMOS Scaling Succession," *Solid State Electron.*, vol. 54, p. 855, 2010.
- [147] F. Crupi, B. Kaczer, R. Degraeve, V. Subramanian, P. Srinivasan, E. Simoen, et al., "Reliability Comparison of Triple-Gate Versus Planar SOI FETs," *IEEE T. Electron. Dev.*, vol. 53, p. 2351, 2006.
- [148] T. Ohguro, Y. Higashi, K. Okano, S. Inaba, and Y. Toyoshima, "The Optimum Device Parameters for High RF and Analog/MS Performance in Planar MOSFET and FinFET," in *VLSI Tech. Symp.*, Honolulu, HI, 2012, p. 149.
- [149] T. Musha, "Physical Background of Hooge's a for 1/f Noise," Phys. Rev. B., vol. 26, p. 1042, 1982.
- [150] J.-M. Peransin, P. Vignaud, D. Rigaud, and A. L. K. J. Vandamme, "1/f Noise in MODFET's at Low Drain Bias," *IEEE T. Electron. Dev.*, vol. 37, p. 2250, 1990.

- [151] L. K. J. Vandamme, X. Li, and D. Rigaud, "I/f Noise in MOS Devices, Mobility or Number Fluctuations?," *IEEE T. Electron. Dev.*, vol. 41, p. 1936, 1994.
- [152] F. Crupi, P. Srinivasan, P.Magnone, E. Simoen, C. Pace, D. Misra, et al., "Impact of the Interfacial Layer on the Low-Frequency Noise (1/f) Behavior ofMOSFETs With Advanced Gate Stacks," IEEE ELECTR. DEVICE L., vol. 27, p. 688, 2006.
- [153] M. Jimmin Chang, A. A. Abidi, and C. R. Viswanathan, "Flicker Noise in CMOS Transistors from Subthreshold to Strong Inversion at Various Temperatures," *IEEE T. Electron. Dev.*, vol. 41, p. 1965, 1994.
- [154] I. Lartigau, J. M. Routoure, W. Guo, B. Cretu, R. Carin, A. Mercha, et al., "Low Temperature Noise Spectroscopy of 0.1 µm Partially Depleted Silicon on insulator Metal-Oxide-Semiconductor Field Effect Transistors," J. Appl. Phys., vol. 101, p. 104511, 2007.
- [155] J.-H. Lee, S.-Y. Kim, I. Cho, S. Hwang, and J.-H. Lee, "1/f Noise Characteristics of Sub-100 nm MOS Transistors," J. Semicond. Technol. Sci., vol. 6, p. 37, 2006.
- [156] W. Guo, B. Cretu, J.-M. Routoure, R. Carin, E. Simoen, A. Mercha, et al., "Impact of Strain and Source/Drain Engineering on the Low Frequency Noise Behaviour in n-Channel Tri-Gate FinFETs," Solid State Electron., vol. 52, p. 1889, 2008.
- [157] E. Simoen, M. G. C. d. Andrade, M. Aoulaiche, N. Collaert, and C. Claeys, "Low-Frequency-Noise Investigation of n-Channel Bulk FinFETs Developed for One-TransistorMemory Cells," *IEEE T. Electron. Dev.*, vol. 59, p. 1272, 2012.
- [158] K. K. Hung, P. K. Ko, C. Hu, and Y. C. Cheng, "A Physics-Based MOSFET Noise Model for Circuit Simulators," *IEEE T. Electron. Dev.*, vol. 37, p. 1323, 1990.
- [159] G. J. Hu, C. Chang, and Y.-T. Chia, "Gate-Voltage-Dependent Effective Channel Length and Series Resistance of LDD MOSFET's," *IEEE T. Electron. Dev.*, vol. ED-34, p. 2469, 1987.
- [160] S. Christensson, I. Li-Jndstrom, and C. Svensson, "Low Frequency Noise in Mos Transistors\*-I theory," *Solid State Electron.*, vol. 11, p. 797, 1968.
- [161] D. Tobias, M. Ishigami, A. Tselev, P. Barbara, E. D. Williams, C. J. Lobb, et al., "Origins of 1/ f Noise in Individual Semiconducting Carbon Nanotube Field-Effect Transistors," *Phys. Rev. B.*, vol. 77, p. 033407 2008.

- [162] H. Achour, R. Talmat, B. Cretu, J.-M. Routoure, A. Benfdila, R. Carin, et al., "DC and Low Frequency Noise Performances of SOI p-FinFETs at Very Low Temperature," Solid State Electron., vol. 90, p. 160, 2013.
- [163] T. Ohguro, K. Okano, T. Izumida, S. Inaba, N. Momo, K. Kokubun, et al., "Analysis of Fin Width and Temperature Dependence of Flicker Noise for Bulk-FinFET," in Proceedings of the 4th European Microwave Integrated Circuits Conference, Rome, Italy, 2009, p. 61.
- [164] K. K. NG and G. W. Taylor, "Effects of Hot-Carrier Trapping in n- and p-Channel MOSFET's," *IEEE T. Electron. Dev.*, vol. ED-30, p. 871, 1983.
- [165] M.-L. Fan, V. P.-H. Hu, Y.-N. Chen, P. Su, and C.-T. Chuang, "Analysis of Single-Trap-Induced Random Telegraph Noise on FinFET Devices, 6T SRAM Cell, and Logic Circuits," *IEEE T. Electron. Dev.*, vol. 59, p. 2227, 2012.