## Copyright Warning \& Restrictions

The copyright law of the United States (Title 17, United States Code) governs the making of photocopies or other reproductions of copyrighted material.

Under certain conditions specified in the law, libraries and archives are authorized to furnish a photocopy or other reproduction. One of these specified conditions is that the photocopy or reproduction is not to be "used for any purpose other than private study, scholarship, or research." If $a$, user makes a request for, or later uses, a photocopy or reproduction for purposes in excess of "fair use" that user may be liable for copyright infringement,

This institution reserves the right to refuse to accept a copying order if, in its judgment, fulfillment of the order would involve violation of copyright law.

Please Note: The author retains the copyright while the New Jersey Institute of Technology reserves the right to distribute this thesis or dissertation

Printing note: If you do not wish to print this page, then select "Pages from: first page \# to: last page \#" on the print dialog screen

The Van Houten library has removed some of the personal information and all signatures from the approval page and biographical sketches of theses and dissertations in order to protect the identity of NJIT graduates and faculty.

# INVESTIGATION OF DIFFERENT CMOS DRAM SENSE AMPLIFIER CONFIGURATIONS IN VLSI 

by<br>Bihju Chiu

Thesis submitted to the Faculty of the Graduate School of the New Jersey Institute of Technology in partial fulfillment of the requirements for the degree of Master of Science in Electrical Engineering 1988

## APPROVAL SHEET

Title of Thesis : Investigation of Different CMOS Sense Amplifier Configurations by Simulation

Name of Candidate : Bihju Chiu Master of Electrical Engineering, 1988

Thesis and Abstract Approved :
$\overline{\text { Dr. Michael P. Singh }} \overline{\text { Date }}$
Assoc. Professor
Electrical Engineering Department

Signature of other member of the thesis committee.

VITA

Name : Bihju Chiu

Degree and date to be conferred : M.S.E.E., 1988

Secondary education :
New Jersey Institute of Tech. $2 / 86-5 / 88$ M.S.E.E. $5 / 88$
National Cheng Kung University $9 / 81-6 / 85$ B.S.E.E. 6/85
Major : Electrical Engineering
Publications :
"Comparative Simulation Studies on Two CMOS Flip-Flop Sense Amplifier Configurations", to be published in the Proceedings of the Summer Computer Simulation conference, Seattle, CA, July, 1988.
"Investigation of Different CMOS Current Mirror Sense Amplifier Configurations by Simulation", to be published in the Proceedings of the Nineteenth Annual Pittsburgh Conference for Modeling and Simulation, Pittsburgh, PA, May, 1988.

## ABSTRACT

# of Thesis : Investigation of Different CMOS Sense Amplifier Configurations by Simulation 

Bihju Chiu, Master of Electrical Engineering, 1988

Thesis directed by : Dr. Michael P. Singh.
Assoc. Professor.
Electrical Engineering Department

Sense amplifiers are particularly difficult circuits to design. In this work, only cMOS sense amplifiers are considered. There are typically two configurations of CMOS sense amplifiers : the cross-connected flip flop configuration and the current-mirror configuration. They are widely used nowadays with various modifications. These improved configurations are simulated and optimized with SPICE package, and their relative performances are also compared in this thesis.


## ACKNOWLEDGEMENT

This thesis itself is an acknowledgement to the individuals who have contributed to it.

Dr. Michael Singh, my advisor, has been an inspiration in my writing and learning. He spent many days discussing various approaches and ideas, and also edited the entire text. His philosophy and methods has contributed much to this thesis. For this, I am sincerely grateful.

I also want to thank my parents for their support and love, and wish this thesis will be the most valuable Mother's Day gift.
Chapter Page
ACKNOWLEDGEMENT ..... ii
I. INTRODUCTION ..... 1
II. THE CMOS FLIP FLOP SENSE AMPLIFIERS ..... 9
A. The Standard Form ..... 9
B. The Modified Forms ..... 10
C. Simulation Results ..... 13

1. Clock Timings ..... 13
2. Voltage Levels ..... 13
3. Aspect Ratios ..... 14
4. Comparative Performance ..... 14
III. THE CURRENT MIRROR CMOS SENSE AMPLIFIERS ..... 17
A. The Standard Form ..... 17
5. Principle of Operation ..... 17
6. Simulation Results for The Standard Current Mirror Circuit ..... 19
B. The Modified Configurations ..... 20
7. Complementary Form ..... 25
8. Circuits with Level Shifting Transistors ..... 26
9. Circuit with Additional Transistors Across The Loads ..... 28
10. Comparative Performance ..... 30
IV. CONCLUSION ..... 34
SELECTED BIBLIOGRAPHY ..... 37
APPENDIX ..... 39

## LIST OF TABLES

Table
Page
I. Table 3.1 .......................................................... 35

## LIST OF FIGURES

FigurePage
I. Fig.1.1 ..... 2
II. Fig.1.2 ..... 3
III. Fig.I. 3 ..... 6
IV. Fig.1.4 ..... 7
V. Fig. 2.1 ..... 11
VI. Fig.2.2 ..... 12
VII. Fig. 2.3 ..... 16
III. Fig. 3.1 ..... 21
X. Fig. 3.2 ..... 22
XI. Fig.3.3 ..... 23
XII. Fig. 3.4 ..... 24
XIII. Fig.3.5 ..... 31

## CHAPTER ONE INTRODUCTION

Sense amplifiers play a major role in deciding the performance of semiconductor memories. This is specially so in the case of modern high density dynamic memories, whose cells have small storage capacitors and use only a single transistor. The differential voltage available is only of the order of $0.1 v$ or less. The sense amplifiers have to receive the small input voltage and develop a large output voltage within the shortest possible time so that the access time for the memory can be made small. Basically, sense amplifiers are either flip-flops or current mirrors whose output nodes latch into high and low states by regenerative action. There may be a second stage of amplification but invariably the output reaches the data output pad after passing through a buffer.(Fig.1.1)

As shown in Fig.1.2, $B / S$ lines are directly connected to the sense amplifier input nodel and node2. Two transistors M1 and M2 are connected to the dummy cells. B/S lines run symmetrically on both the sides of sense amplifier, connecting the drains of the storage transistors. Just two storage cells are shown in the diagram (represented by $C_{S}$ ). M3 and M4 are their access transistors.

Read cycle starts by precharging B/S lines to a fixed value ( $V_{P R E}$ ). When the address is placed on the memory chip,


CELL
SAI
Si 2
BUFEER
$D Q P A D$
ARRAY

Fig. 1.1


Fig. 1.2
one of the memory cells is selected, say for example, M3 is selected by the word line ( $P_{W S}$ ). When a memory cell is selected on one side, the dummy cell is selected on the other side of the sense amplifier. Before selecting, dummy cell is charged to a reference potential ( $V_{R E F}$ ). If the selected memory cell $C_{S}$ has a stored 'ONE' in it, it is transferred to nodel whereas $V_{R E F}$ is transferred to node2. Thus differential voltages are introduced on the opposite sides of the sense amplifier and the sense amplifier starts to work.

Once the latching is completed, dummy cells and $B / S$ lines are precharged to $V_{\text {REF }}$ and $V_{P R E}$ for the next cycle.

Nowadays, CMOS technology is used more and more widely in integrated circuits processing, especially when the circuits are of large scale or very large scale integration. Although CMOS does reguire more complex processing, there are several advantages of using it that are worth the trouble:

## 1. Very Low static Power Dissipation :

This is because in a CMOS inverter, the signal inversion is achieved by turning one of the transistors heavily on and simultaneously turning the other off. since these two devices are in series, only junction leaking currents will be drawn from the power supply in either of the two stable states.

## 2. High Speed :

This is achieved by the push-pull operation of the inverter. During switching from logic one to logic zero or vice versa, the node capacitance is always charged or discharged through a heavily conducting MOS transistor.
3. High Noise Immunity :

The following characteristics produce a very nearly ideal transfer characteristic :
(1) Symmetry.
(2) A very high gain in the transition region.
(3) The very high off/on resistance ratio of the device.

With CMOS technology permeating all IC fabrication, cells and peripheral circuits in memories have also switched over to CMOS. One type of CMOS sense amplifier is a simple cross-connected CMOS flip-flop circuit.(Fig.1.3) Another type is the current mirror circuit.(Fig.1.4) In practice, however, these simple circuits are modified and the aim of this work is to investigate these new configurations in detail and compare their relative performances. Though these circuits appear in the literature, they are seldom described in detail. Normally they are mentioned in a cursory manner.



The operating conditions such as relative timing between the top and bottom pull up and pull down pulses and the aspect ratios used for the transistors are rarely given. In this work, initially optimal operating conditions and aspect ratios for various transistors are arrived at. Then the speed of the these circuits are compared for the same input and output conditions. Conclusions such as these and others regarding optimum aspect ratios will be of immense practical value for memory designers.

## CHAPTER TWO THE CMOS FLIP FLOP SENSE AMPLIFIERS

### 2.1 The Standard Form

### 2.1.1 Principle of Operation

Fig.1.3 shows the standard CMOS flip flop sense amplifier, which consists of 3 NMOS and 3 PMOS transistors. MP1 and MP2 are PMOS load transistors whose $W / L$ ratios will be called $\mathrm{B}_{\mathrm{LO}}$, MN1 and MN2 are NMOS driver transistors whose W/L ratios will be called $\mathrm{B}_{\mathrm{DR}}$. MP1, MP2 and MN1, MN2 are two perfectly matched pairs. MPU and MPD are PMOS pull-up transistor and NMOS pull-down transistor with $B_{P U}$ and $B_{P D}$ as W/L ratio respectively.
$C_{B S}$ is a $1 P F$ load capacitor, $V(1)$ and $V(2)$ are the voltages at nodes 1 and 2 respectively. $P_{P U}$ and $P_{P D}$ are the gate clock pulses of MPU and MPD. Both of them have the same delay time and then change to 0 V and $\mathrm{V}_{\mathrm{DD}}$ abruptly. $\mathrm{V}_{\mathrm{DD}}$ is 5 V from the power supply.

The initial values of $V(1)$ and $V(2)$ are $V_{I 1}$ and $V_{I 2}$, and $V_{\text {I1 }}<V_{\text {I2 }} .\left(\right.$ Let's assume they are 2.4 and 2.5 ) When $P_{P D}$ rises to $V_{D D}, M P D$ conducts and node 6 is pulled down to the ground. At this time, MP1, MP2, MN1 and MN2 are all on. Since $V_{I 2}$ is higher than $V_{I 1}, ~ M N 1$ conducts more than MN2, $V(1)$ decreases faster than $V(2)$. And because $V(1)$ decreases faster than $V(2)$, the $V_{G S}$ of MP2 becomes higher than that of

MP1 and MP2 conducts more than MP1. It makes V(2) to rise faster than $V(1)$. When $V(1)$ finally reaches Vt, MN2 stops conducting, $V(2)$ rises much faster until finally it reaches $V_{D D}$ and $V(1)$ continues to decrease since MN1 is still on, until it finally reaches a value close to zero.

### 2.2 The Modified Forms

The bit line capacitance, i.e. the capacitance of the line which runs all along the memory cell array, loads the latching nodes. The amplifier must be able to drive these large capacitances on the two nodes. This severely degrades the sensing time. Modified versions of the CMOS flip-flop sense amplifiers avoid this capacitive load. One way is to insert isolation nodes as shown in Fig.2.1.(McAdams 1986; Miyamoto 1986; Kimura 1987) When the sense amplifier is enabled, the isolation transistors are turned off to isolate the nodes which latch.

Another appproach is to separate the $p$ channel crossconnected transistors from the $n$ channel cross-connected transistors with the help of separation transistors as shown in Fig.2.2 (Furuyama 1986; Fujii 1986; Miyamoto 1987). The bit line capacitance is connected to the p channel transistors but the latching nodes at the n channel cross connections do not face this large capacitance directly.



### 2.3 Simulation Results

### 2.3.1 Clock Timings

Simulations show that for both the modified configurations, there is not much advantage in relatively delaying the pull-up and the pull-down clocks. They can be simulataneous. Though the pull up may be delayed in case of the first configuration which uses isolation transistors, delay of pull down clock adds a dead time and makes the sensing process inefficient. For the relative timing between turning off the isolation transistor and turning on the flip flop sense amplifier(pull up and pull down transistors), again simultaneous operation is seen to be optimum. Turning off the isolation transistor may be delayed, say, by 1 NS with respect to the pull up and pull down and the performance slightly improves. Turning the isoltaion transistor much later or much earlier worsens the performance since the large capacitance of the bit sense lines impede rapid changes in the voltages of the latching nodes. For the isolation and separation transistors, PMOS was seen to give better results than NMOS. PMOS can take a node to $V_{D D}$ easily.

### 2.3.2 Voltage Levels

Optimum common mode input signal is seen to be 5V. This is expected since higher voltages make the driver transistors
to conduct faster and the low going node reaches the threshold voltage earlier. Also greater the differential input signal, better is the performance and this is obvious.

### 2.3.3 Aspect Ratios

The NMOS driver transistors, if they have higher aspect ratios, the latching process will be faster. Simulations show that increasing $W / L$ greater than 4 does not result in much superior performance. Therefore the optimum value is chosen as 4. For the pull up and pull down transistors, again, higher $W / L$ values will be better since they will take the nodes closer to the rails quickly. The final $\mathrm{V}_{\mathrm{OL}}$ and $\mathrm{V}_{\mathrm{OH}}$ will also be better due to potential division of transistor resistances. Increasing above 4 did not result in much enhanced performance and so 4 is chosen as the optimum. The load transistors do not play that much role and a minimum size with $W / L=1$ seem to work fine. Increasing the size does not yield much better performance. The isolation and separation transistors have an optimum $W / L$ of 1. Increasing the size further does not appreciably alter the performance.

### 2.3.4 Comparative Performance

For the optimized clock timings, voltage levels and aspect ratios, the two circuits are simulated for the same output load capacitance of 0.1PF. Differential input voltage
is fixed at 200 mV . The SPICE parameters are taken from (Glasser 1985) and L is 2 um. Fig.2.3 gives the results. The first configuration with isolation transistor is clearly the winner. Latching process is completed much earlier. The second configuration with separation transistors has added resistances in the main paths and that will be causing additional delays.


Fig. 2.3

## CHAPTER THREE THE CURRENT MIRROR CMOS SENSE AMPLIFIERS

### 3.1 The Standard Form

### 3.1.1 Principle of Operation

Fig.1.4 is a standard current mirror sense amplifier.(Donoghue 1985; Yamamto 1985; Kobayashi 1985; Kayano 1986) It is also used as front-end in operational amplifiers. It detects voltage difference, rather than absolute values.

The current mirror sense amplifier consists of two PMOS and three NMOS transistors. MP1 and MP2 are PMOS load transistors with $B_{\text {LO }}$ as $W / L$ ratios, MN1 and MN2 are NMOS driver transistors whose $\mathrm{W} / \mathrm{L}$ ratios will be called $\mathrm{B}_{\mathrm{DR}}$ later. $M_{P D}$ is NMOS pull-down transistor with $B_{P D}$ as $W / L$ ratio.

MP1, MP2 and MN1, MN2 are two perfectly matched pairs.(Annaratone, 1986) $C_{B S I}$ and $C_{B S 2}$ are 1PF load capacitors. $V(1)$ and $V(2)$ are the voltages at node 1 and 2 respectively. $P_{P D}$ is the gate clock pulse of MPD. $V_{D D}$ is 5 V from the power supply. The initial values of $V(1), V(2)$ and $\mathrm{V}(5)$ are $\mathrm{V}_{\mathrm{I} 1}, \mathrm{~V}_{\mathrm{I} 2}$ and $\mathrm{V}_{I 5}$.

The bit line is connected to node 1, and its reference value is connected to node 2. Initially, node 7 is $0 V, M_{P D}$
is off. Before it begins to work, node 1, 2 and 5 are precharged to fixed values. After $V(7)$ is pulled up, the circuits starts to work. If $V_{I 2}$ is lower than $V_{\text {I1 }}$, MN2 conducts poorer, and $V_{5}$ begins to charge up and approaches to $\mathrm{V}_{\mathrm{OH}}$. If $\mathrm{V}_{\mathrm{I} 2}$ is higher than $\mathrm{V}_{\mathrm{II}}$, MN2 conducts better than MN1, $V_{5}$ starts to discharge, and finally reaches a value near zero.

This kind of circuit is called current mirror amplifier because when both load transistors are in saturation mode, the ratio of the current flowing through the drains of both loads is equal to the ratio of their beta values. If the beta value of both transistors are the same, the current flowing through both transistors will also be equal.

If $V_{I I}$ is higher than $V_{I 2}$, the current flowing through MN1 will be duplicated to MP2. The current flowing through MN2 is smaller than that of MN1 and so the extra current will flow through node 5 to charge up $C_{5}$.

When $V_{I 1}$ is smaller than $V_{I 2}$, the current flowing through MN1 is smaller and is duplicated to MP2. The current flowing through MN2 is larger than that of MN1 and so $\mathrm{C}_{5}$ will be discharged. Thus this circuit can work better with the help of current mirror load than a normal differential amplifier which does not have the current mirror action.

### 3.1.2 Simulation Results For The Standard Current Mirror Circuit :

## Voltage Levels :

The optimum precharged voltages for $V_{1}, V_{2}$ and $V_{5}$ are decided by the following procedure : at first, common mode voltage of $V_{I 1}$ and $V_{I 2}$ is changed, $V_{5}$ is not precharged so the optimum DC output value can be decided by DC analysis. The best output is decided from the difference of $V_{5}(h i g h)$ and $V_{5}$ (low) when $V_{I 1}>V_{I 2}$ and $V_{I 1}<V_{I 2}$. After deciding the optimum $V_{I 1}$ and $V_{I 2}$, different $V_{5}$ initial values are assigned and optimum value for $V_{P R E}$ for $V_{5}$ is decided. Then, the procedure continues to find the optimum value of other parameters such as aspect ratios. After aspect ratios are decided, $V_{I 1}, V_{I 2}$ and $V_{I 5}$ are optimized again. For this problem, the best value of $V_{I 5}$ turns out to be 2.7 V and the common mode of $V_{I 1}$ and $V_{I 2}$ is 0.7 V .

The optimum common mode level of $V_{I I}$ and $V_{I 2}$ can be expained as follows :

The optimum value is about the Vt(threshold voltage) of NMOS transistor. This makes the driver transistor with higher initial value to be nearly 'ON' and the other to be 'OFF'. With only one of the drivers 'ON', $\mathrm{C}_{5}$ is either charged up by

MP2 or discharged by MN2. The speed is quicker this way than being charged up by MP2 and discharged by MN2 at the same time. That will happen if $V_{I 1}$ and $V_{I 2}$ are both above Vt. Thus the discrimination of the input voltages begins early if the input voltages are on either side of $V t$.

## Aspect Ratios :

The NMOS driver transistors, if they have higher $W$ /L ratios, the performance will be better. Simulations show that increasing $W / L$ greater than 22 does not result in much superior performance. Therefore the optimum value is chosen as 22.

For the pull down transistor, higher $W / L$ ratio will be better, since it makes the common node closer to the ground rail quickly. After $W / L$ ratio becomes greater than 4 , there is no much change of output, so the optimum value of $B_{P D}$ is 4.

For PMOS load transistors, however, if $W / L$ is greater than one, the higher values give worse results; If $W / L$ is smaller than one, the smaller values give better results, although there is no much change. So the optimum value of ${ }^{B_{\text {LO }}}$ is one.


21

Fig. 3.1


Fig. 3.2



Fig. 3-1,3-2,3-3 and 3-4 show four different types of modified forms derived from the standard circuit.

### 3.2.1 Complementary Form

### 3.2.1.1 Schematic

Fig.3-1 shows the structure of one modified form from the standard circuit. (Furuyama 1987; Ohtsuka 1987) It is almost the inverse of the standard one with PMOS pull-up transistor and the bit lines connected to the gate of the PMOS 'load' transistors (which act as drivers).

### 3.2.1.2 Simulation Results :

### 3.2.1.2.1 Voltage Level :

With the same procedure as for the standard form, simulations reveal that the common mode of $V_{I 1}$ and $V_{I 2}$ is about 4.2 V , and $\mathrm{V}_{\text {I5 }}$ is 4.9 V . The voltage level is much higher than that of the standard form.

The optimum common mode value of $V_{I 1}$ and $V_{I 2}$ can be explained as follows :

The optimum value can make the $V_{G S}$ value of both PMOS
transistors about Vt. This makes one of the 'loads'(drivers) to be nearly 'ON' and the other to be 'OFF' and let $C_{5}$ to be either charged up by MP2 or discharged by MN2. This will initiate discrimination earlier and speed up the process.

## Aspect Ratios :

The NMOS 'driver' transistors,(which act as loads) if they have lower $W / L$ ratios, the performance will be better. But the NMOS transistors have to support the heavy currents flowing from the top PMOS transistors. Simulations show that increasing $W / L$ greater than 12 does not result in much superior performance. Therefore the optimum value of $B_{D R}$ is chosen as 12.

For the pull-up transistor, higher $W / L$ ratio will be better, the reason being the same as the standard form. The optimum value of $B_{P D}$ is 4 .

For the PMOS 'load' transistor which act as drivers higher $W / L$ value can give better performance. The optimum value of $\mathrm{B}_{\mathrm{LO}}$ is 24 .

### 3.2.2 Circuits With Level Shifting Transistors

### 3.2.2.1 Schematic

Fig. 3-2 and 3-3 show two other modified current mirror sense amplifiers.(Matsui 1987) They are almost the same as the standard form but with a pair of level shifting transistors interposed either above or below the driver transistors.

In Fig.3-2, the level shifting transistors are added between PMOS load and NMOS driver transistors, while in Fig. 3-3, the level shifting transistors are added below the NMOS driver transistors.

### 3.2.2.2 Simulation Results :

### 3.2.2.2.1 Voltage Level :

With the same procedure before, the common mode of $\mathrm{V}_{\mathrm{II}}$ and $V_{I 2}$ of both configurations are around 0.7 V , i.e. the same as that of the standard form. This result is rather unexpected since the presence of extra transistors is said to shift the common mode voltage.(Matsui 1987) The $V_{I 5}$ of Fig. 3-2 is 3.1V, and that of Fig.3-3 is 2.0V. The precharge level of the output node seems to get shifted. However, the performance did not change significantly with $\mathrm{V}_{\mathrm{I} 5}$.

### 3.2.2.2.2 Aspect Ratios :

For the NMOS driver transistors of both circuits, if
they have higher $W / L$ ratio, the performance will be better. And the optimum value of $B_{D R}$ is 22 , which is the same as the standard form.

For the pull-down transistors of both circuits, again, higher $W / L$ is better and optimum value is about 4.

For the PMOS load transistors of both circuits, neither higher nor lower $W / L$ gives better performance and so the optimum value of both are one.

For the level shifting transistors of Fig.3-2, neither higher nor lower $W / L$ ratio gives better performance. So the optimum value is one. For the circuit of Fig.3-3, if $W / L$ ratio of the level shifting transistor is higher, the performance is better. Optimum value is around 4. This may be due to the fact that the bottom transistors need to pass the large currents that are possible with the drivers. Simulations also showed that NMOS is better than PMOS for the level shifting transistors. This is so because NMOS is good for pulling down. PMOS is good for pulling up a node. PMOS when present in the discharge path (to the ground) will offer higher resistance and slow down the process.

### 3.2.3 Circuit With Additional Transistors Across The Loads

### 3.2.3.1 Circuit Diagram

Fig. 3-4 shows another type of modified circuit. (wada 1987) It is the same as the standard form but there is another pair of PMOS load transistors with their gates connected to the bit line or the inverted bit line. The additional two pMOS transistors can help the circuit to get additional gain. For example, when $V_{I 1}$ is greater than $V_{I 2}$, the current flowing through MNI increases and that of MTRI decreases (its gate voltage being higher). This causes the current flowing through MP1 to increase. This increased current is duplicated by MP2. VI2 being lower, makes the current flowing through MN2 to decrease. The current charging up $C_{5}$ is much bigger than that of the standard form and thus there is additional gain.

### 3.2.3.2 Simulation Results :

3.2.3.2.1 Voltage Level :

With the same procedure as before, the common mode value of $V_{I 1}$ and $V_{I 2}$ is 2.6 V , and precharge value for $V_{I 5}$ is 2.3 V .

### 3.2.3.2.2 Aspect Ratios :

For the NMOS driver transistors, neither higher nor lower $W / L$ ratios would worsen the result. So the optimized value of $B_{D R}$ is one. This result is in complete contrast
with the other modified forms.

For the pull down transistor, again, there is no advantage in increasing or decreasing the $W / L$ ratio. The optimum value of $B_{P D}$ is one. This again is in contrast to previous results.

For the regular PMOS load transistor, if $W / L$ ratio is higher, the performance is a little bit better, but it makes not much difference. So the optimum value of $B_{\text {LO }}$ is one.

For the additional PMOS load transistor pair, neither higher nor lower $W / L$ ratio will make the performance better. So the optimum value is one. The above results are surprising. This means that this configuration will occupy the least area. The performance with smaller area may be attributed to the extra gain as explained in 3.2.3.1.

### 3.2.4 Comparative Performance :

Fig.3-5 shows the performance of the standard and modified sense amplifiers with their optimized parameters.

### 3.2.4.1 Output Level :

It appears that the differential output voltage of the following sense amplifiers : (1) The standard form, (2) The


Fig. 3.5
level shifting forms and (3) The complementary form are around 5V, and that means the $V(5)$ (high) can approach 5V, and $V(5)$ (low) can approach 0V. So they are good enough. But the performance of the circuit with additional transistors across the loads is not so good. It is about 3.0V, which means the $V_{5}$ (high) can only approach about $4 V$, and $V_{5}$ (low) can only approach about 1 V .

### 3.2.4.2 Switching speed :

It appears that all these circuits have almost the same speed, while the speed of the circuit with level shifting transistors between driver and pull-down transistor is a little slower than others. The reason may be the additional resistance in the discharge path.

Size :

Table $3-1$ shows that the size of the circuit with additional transistors across the loads is the smallest. It can still have the same speed as others in approaching the final values.

Initial Levels:

Table 3-1 shows another important comparison of $\mathrm{V}_{\text {I1 }}, \mathrm{V}_{\mathrm{I} 2}$ and $V_{\text {I5 }}$. Circuits in the following : (1) The standard form
and (2) The level shifting form, have the same low $V_{I I}$ and $V_{I 2}$. While $V_{I 5}$ in the standard form is 2.7 V , in the circuit with level shifting transistors between the loads and drivers, it is $3.1 V$ and in the circuit with level shifting transistors between the drivers and pull-down transistor, it is 2.0 V .

The $V_{I 1}, V_{I 2}$ and $V_{I 5}$ of the circuit in the complementary form is the highest, and those of the circuit with additional transistors across the loads is around the middle value (2.5V).

## CHAPTER FOUR CONCLUSION

Two modified CMOS flip flop sense amplifier configurations are investigated in this work. optimum operating conditions and aspect ratios are obtained and the performances of the two circuits are compared for the same input and output conditions. The sense amplifier that uses the isolation transistors outperforms the other configuration that uses the separation transistors. The separation transistors, though they are $O N$, add some delay and resistance and the latching process gets slightly delayed. Also the large capacitances of the bit sense lines are not fully isolated from this circuit during the latching process. Therefore the performance is expected to be inferior to the other configuration.

In case of current mirror sense amplifiers, five different configurations are investigated in detail and their optimized parameters are obtained. The optimum common mode input values of the standard form and the complimentary form make the $V_{G S}$ of the drivers about $V t$. This makes only one driver 'ON' at one time and can speed up the charging or discharging action of the load capacitance. The circuit with additional PMOS transistors across the load transistors has the smallest area. Therefore any one wanting the minimum area should go for this one. Though $\mathrm{V}_{\mathrm{OH}}$ and $\mathrm{V}_{\mathrm{OL}}$ are not as good as those of others, this circuit can be used as the

|  | STANDARD FORM | COMFLEMENTARY <br> FCPM | LEVEL SHIFTING BETWEEN LOADS AND DRIVERS | EEVEE SHIFTTNG BETNEEN DRIVERS ATD PUEL-EGN: | ADEITIONAL <br> TRANS ISTORS <br> ACROSS LOADS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| TREF | $0.3 \quad 0.6 \quad 2.7$ | 4.24029 | 0.32 .53 | 0.30 .520 | 2.72 .52 .2 |
| BDR |  | 724, | 7 为 | 1 4i\% | $i$ |
| 3 LO |  | $\bigcirc 48$, | $1$ | $\bigcirc$ - | 1 |
| BPD | $18 / 2$ | $1 \quad 8: 2$ | $\pi \quad 8,2$ | $78 / 2$ | 1 |
| 3TR | X | X | $\bigcirc 1$ | $\pi$ $8 / 2$ | 1 |
| SPEED | 1 | 4 | 2 | 3 | 5 |
| FINAL | 2 | 3 | I | 2 | 4 |

Table 3.7
first stage. The second stage can take care of the final high and low values.

Not all simulations have been throughly explained and this is a fertile field of investigation for future researchers.

## SELECTED BIBLIOGRAPHY

Annaratone M., "Digital CMOS Circuit Design", Kluwer Academic Publishers, Boston, MA, 1986.

Atsumi. S., " Fast Programmable 256 K Read Only Memory with On-Chip Test Circuits ", IEEE JSSC, vol. SC-20, Feb 85, pp. 422-427.

Donoghue. W. et al, " A 256 K HCMOS ROM Using a Four-state Cell Approach ", IEEE JSSC, vol. SC-20, Ap 85, pp. 598-602.

Fujii S. et al, "A 50uA Standly $1 \mathrm{M} * 1 / 256 \mathrm{~K} * 4$ CMOS DRAM with High Speed Sense Amplifier ", IEEE JSSC, vol. SC-21, Oct 86, pp. 605-611.

Furuyama T. et al, " An Experimental 4Mbit CMOS DRAM ", IEEE JSSC, vol. SC-21, Oct 86, pp. 605-611.

Furuyama. T. et al, " A New On-Chip Voltage Converter for Submicrometer High Density DRAMs ", IEEE JSSC, vol. SC-22, June 87, pp. 437-441.

Glasser L. A. and D. W. Dobberpuhl, "The Design and Analysis of VLSI Circuits", Addison Wesley, Reading, MA, 1985.

Gubbels. W. et al, "A 40ns/l00pF Low Power Full cmos $256 \mathrm{~K}(32 \mathrm{~K} * 8)$ SRAM ", IEEE JSSC, vol. SC-22, Oct 87, pp. 741747 .

Kayano. S. et al, " $25 \mathrm{~ns} 256 \mathrm{~K} * 1 / 64 \mathrm{~K} * 4$ CMOS SRAMs", IEEE JSSC, vol. SC-21, oct 86, pp. 686-691.

Kimura K. et al, "A $65 \mathrm{~ns} 4 \mathrm{Mb} i t \quad$ CMOS DRAM with a Twisted Driveline Sense Amplifier ", IEEE JSSC, vol. SC-22, Oct 87, pp. 651-656.

Kobayashi. Y. et al, " A louw standby Power 256 K CMOS SRAM ", IEEE JSSC, vol. SC-20, Oct 85, pp. 935-940.

Matsui M. et al, "A 25 ns 1 Mbit CMOS SRAM with Loading Free Bit Lines ", IEEE JSSC, vol. SC-22, Oct 87, pp. 733-740.

McAdams $H$. et al, "A lmbit Cmos Dynamic RAM with Design for Test Functions ", IEEE JSSC, vol. SC-21, Oct 86, pp. 635-641.

Miyamoto $H$. et al, "A Fast $256 \mathrm{~K} * 4$ CMOS DRAM with a Distributed Sense and Unique Restore Circuit ", IEEE JSSC, vol. SC-22, Oct 87, pp. 861-867.

Miyamoto J. et al, "An Experimental 5 v only 256 K bit CMOS

EEPROM with a High Performance Single Polysilicon Cell ",IEEE JSSC, vol. SC-21, Oct 86, pp. 852-860.

Ohtsuka. N. et al, " A 4Mbit CMOS EPROM ", IEEE JSSC, SC-22, Oct 87, pp. 669-675.

Saito S.et al, "A 1 mbit CMOS DRAM with Fast Page and Static Column Mode ", IEEE JSSC, vol. SC-20, Oct pp. 903-908.

Sood. L. et al, " A Fast $8 \mathrm{~K} * 8$ CMOS SRAM with Internal Down Design Techniques ", IEEE JSSC, vol. SC-20, O pp.941-950.

Taylor R. T. \& Johnson M.G., " A 1Mbit CMOS Dynamic RA a Divided Bit Line Matrix Architecture ", IEEE JSSC, 20, Oct 85, pp. 894-902.

Wada. T. et al, "A 34 ns 1Mbit CMOS SRAM using Polysilicon ", IEEE JSSC, vol. SC-22, Oct 87, pp. 7:

Wang. K. et al, "A 21ns $32 \mathrm{~K} * 8$ CMOS Static RAM with a tively Pumped p-well Array ", IEEE JSSC, voد 22,Oct.87, pp. 704-711.

Yamamto. S. et al, " A 256K CMOS SRAM with Variable Impedance Data Line Loads ", IEEE JSSC, vol. SC-20, Oct 85, pp. 924928.

Zhang C., "An Improvement For Domino CMOS Logic", Comput. $\underline{\&}$ Elect. Engng, vol. 13, no. 1, 1987, pp.53-59.

APPENDIX


MN108 $808108608608 \mathrm{NL}=2 \mathrm{U} W=44 \mathrm{U}$
MN208 $908208608608 \mathrm{NL}=2 \mathrm{U}$ W=44U
MN109 $309109809609 \mathrm{~N} L=2 \mathrm{U}$ W=44U
MN209509 $209909609 \mathrm{~N} L=2 \mathrm{U}$ W=44U
MN110 $31031000 \mathrm{~N} L=2 \mathrm{U} \mathrm{W}=24 \mathrm{U}$
MN210 $51031000 \mathrm{~N} L=2 \mathrm{U} \mathrm{W}=24 \mathrm{U}$
MNAO3 3034803603 N L=2U W=2U
MNBO3 $5034903603 \mathrm{~N} L=2 \mathrm{U} \mathrm{W}=2 \mathrm{U}$
MNAO4 $8044604604 \mathrm{~N} L=2 \mathrm{U} \quad \mathrm{W}=8 \mathrm{U}$
MNBO4 $9044604604 \mathrm{~N} L=2 \mathrm{U} \mathrm{W}=8 \mathrm{U}$
MNAO8 $3084808608 \mathrm{~N} L=2 \mathrm{U} W=2 \mathrm{U}$
MNBO8 $5084908608 \mathrm{NL}=2 \mathrm{U} \mathrm{W}=2 \mathrm{U}$
MNAO9 $8094609609 \mathrm{~N} L=2 \mathrm{U}$ W=8U
MNBO9 $9094609609 \mathrm{~N} L=2 \mathrm{U}$ W=8U
MP101 $30130144 \mathrm{P} L=2 \mathrm{U} W=2 \mathrm{U}$
MP201 50130144 P L=2U W=2U
MP102 $30230244 \mathrm{P} L=2 \mathrm{U} W=2 \mathrm{U}$
MP202 $50230244 \mathrm{P} L=2 \mathrm{U} \mathrm{W}=2 \mathrm{U}$
MPAO2 $30210244 \mathrm{P} L=2 \mathrm{U} W=2 \mathrm{U}$
MPBO2 $50220244 \mathrm{P} L=2 \mathrm{U} \mathrm{W}=2 \mathrm{U}$
MPIO3 $30330344 \mathrm{P} L=2 \mathrm{U} W=2 \mathrm{U}$
MP203 50330344 P L=2U W=2U
MP104 $30430444 \mathrm{P} L=2 \mathrm{U} W=2 \mathrm{U}$
MP204 $50430444 \mathrm{P} L=2 \mathrm{U} \mathrm{W}=2 \mathrm{U}$
MP105 $305105605605 \mathrm{PL}=2 \mathrm{U} \mathrm{W}=48 \mathrm{U}$
MP205 $505205605605 \mathrm{PL}=2 \mathrm{U} \mathrm{W}=48 \mathrm{U}$
MP106 30630644 P L $=2 \mathrm{U} \quad \mathrm{W}=2 \mathrm{U}$
MP206 $50630644 \mathrm{P} L=2 \mathrm{U} \mathrm{W}=2 \mathrm{U}$
MP107 $30730744 \mathrm{P} L=2 \mathrm{U} \mathrm{W}=2 \mathrm{U}$
MP20750730744 P L=2U W=2U
MPA07 $30710744 \mathrm{P} L=2 \mathrm{U} \mathrm{W}=2 \mathrm{U}$
MPBO7 $50720744 \mathrm{P} L=2 \mathrm{U} \mathrm{W}=2 \mathrm{U}$
MP108 $30830844 \mathrm{P} L=2 U W=2 U$
MP208 50830844 P L=2U W=2U
MP109 30930944 P L=2U W=2U
MP209509 30944 P L=2U W=2U
MP110 $310110610610 \mathrm{P} L=2 \mathrm{U} \mathrm{W}=48 \mathrm{U}$
MP210 510 $210610610 \mathrm{PL}=2 \mathrm{U} \mathrm{W}=48 \mathrm{U}$
MPD1 $601700 \mathrm{~N} L=2 \mathrm{U}$ W=8U
MPD2 602700 N L=2U W=2U
MPD3 603700 N L=2U W=8U
MPD4 $604700 \mathrm{~N} L=2 \mathrm{U} W=8 \mathrm{U}$
MPD5 $605044 \mathrm{P} L=2 \mathrm{U} \mathrm{W}=8 \mathrm{U}$
MPD6 $606700 \mathrm{~N} L=2 \mathrm{U}$ W=8U
MPD7 607700 N L=2U W=2U
MPD8 $608700 \mathrm{~N} L=2 \mathrm{U} \mathrm{W}=8 \mathrm{U}$
MPD9 609700 N L=2U W=8U
MPD10 $610044 \mathrm{PL}=2 \mathrm{U}$ W=8U
.MODEL N NMOS LEVEL=3 RSH=0 TOX=225E-10 LD=0.15E-6
$+X J=0.21 \mathrm{E}-6 \quad \mathrm{CJ}=1.0 \mathrm{E}-4 \quad \mathrm{CJSW}=1.25 \mathrm{E}-10 \quad \mathrm{UO}=650 \quad \mathrm{VTO}=0.628$
$+\mathrm{CGSO}=2.3 \mathrm{E}-10 \quad \mathrm{CGDO}=2.3 \mathrm{E}-10 \quad \mathrm{NSUB}=3 \mathrm{E} 15$
$+\mathrm{THETA}=0.06 \mathrm{KAPPA}=0.4 \mathrm{ETA}=0.14 \quad \mathrm{VMAX}=17 \mathrm{E} 4$
$+\mathrm{PB}=0.7 \mathrm{MJ}=0.5 \mathrm{MJSW}=0.3 \mathrm{NFS}=1 \mathrm{E} 10$
.MODEL P PMOS LEVEL=3 RSH=0 TOX=225E-10 LD=0.4E-6

```
+ XJ=0.6E-6 CJ=6E-4 CJSW=3.75E-10 UO=220 VTO=-0.668
+ CGSO=6.2E-10 CGDO=6.2E-10 TPG=-1 NSUB=5E15
+ THETA =0.03 KAPPA=0.4 ETA=0.06 VMAX=17E4
+ PB=0.7 MJ=0.5 MJSW=0.3 NFS=1E10
.IC V (101) =0.8V V (201)=0.6V V (501)=2.7V
.IC V (102)=2.7V V (202) =2.5V V (502)=2.3V
.IC V (103)=0.8V V (203)=0.6V V (503)=3.1V
.IC V (104) =0.8V V (204)=0.6V V (504)=2.0V
.IC V (105)=4.3V V (205)=4.1V V (505)=4.9V
.IC V (106) =0.6V V (206) =0.8V V (506) =2.7V
.IC V (107) =2.5V V (207) =2.7V V (507) =2.5V
.IC V (108) =0.6 V (208))=0.8V V (508)=3.1V
.IC V (109) =0.6 V (209) =0.8 V (509) =2.0V
.IC V (110)=4.1 V (210)=4.3 V (510)=4.9V
.WIDTH OUT=80
.TRAN 2NS 100NS
.PRINT TRAN V(501) V(502) V(503) V(504) V(505)
.PRINT TRAN V(506) V(507) V(508) V(509) V(510)
.PRINT TRAN V(501,506) V (502,507) V(503,508) V(504,509)
+ V(505,510)
.PLOT TRAN V(501) V(502) V(503) V(504) V(505) (0 5)
.PLOT TRAN V(506) V(507) V(508) V(509)V(510) (0 5)
.PLOT TRAN V (501,506) V (502,507) V(503,508) V(504,509)
+ V(505,510) (0,5)
. END
```

