## Copyright Warning \& Restrictions

The copyright law of the United States (Title 17, United States Code) governs the making of photocopies or other reproductions of copyrighted material.

Under certain conditions specified in the law, libraries and archives are authorized to furnish a photocopy or other reproduction. One of these specified conditions is that the photocopy or reproduction is not to be "used for any purpose other than private study, scholarship, or research." If $a$, user makes a request for, or later uses, a photocopy or reproduction for purposes in excess of "fair use" that user may be liable for copyright infringement,

This institution reserves the right to refuse to accept a copying order if, in its judgment, fulfillment of the order would involve violation of copyright law.

Please Note: The author retains the copyright while the New Jersey Institute of Technology reserves the right to distribute this thesis or dissertation

Printing note: If you do not wish to print this page, then select "Pages from: first page \# to: last page \#" on the print dialog screen

The Van Houten library has removed some of the personal information and all signatures from the approval page and biographical sketches of theses and dissertations in order to protect the identity of NJIT graduates and faculty.

# A SILICON PHOTODIODE ARRAY FOR SOFT X-RAY SENSING 

by<br>Chih-te Hu

Thesis submitted to the Faculty of the Graduate School of the New Jersey lnstitute of Technology in partial fulfillment of the requirements for the degree of Master of Science in Electrical Engineering

1988

## APPROVAL SHEEI'

Title of thesis: A silicon photodiode array for soft X-ray SENSING

Name of candidate: Chim-TE Hu
Master of Science
in Electrical Engineering, 1988

Abstract and thesis approved:

Dr. W. N. Carr
Prolessor

Dr. O. L. Russo
Associate Professor


Date

## VITA

Name: Chif-te Hu

# Degree and date to be conferred: Master of Science in Electrical Engineering <br> May 1988 

## Collegiate Institutions Attended:

Name Date Degree Date of Degree

| New Jersey Institute of <br> Technology | Sept.1986 <br> to May 1988 |  | MSEE | May 1988 |
| :--- | :--- | :--- | :--- | :--- |
| St. John's and St. Mary's <br> Institute of Technology | Sept.1977 <br> to June 1983 |  | EE Diploma | June 1983 |

Major: Electrical engineering


#### Abstract

Title of Thesis: A SILICON Photodiode array for soft X-RAY SENSING

Chil-te Hu, Master of Science in Electrical Engineering, 1988 Thesis directed by: W. N. Carr, Ph.D. Professor

An array of $30 \times 30$ sensing cells including logic within each cell and a selfscan address circuit are described. A unique scintillation technique is used to increase the threshold sensitivity 60 dB for X -ray photon sensing beyond that obtainable with conventional photodiode sensors. Simulations for the sensing cell and some additional logic elements are based on SPICE version 2G5 and HILO 3. Worst case analysis includes variations in threshold voltage $V_{T P}$ and $V_{T N}$ for the cMOS circuit components. The final CMOS chip dimension using MOSIS 1.2 micron rules is $10 \mathrm{~mm} \times 10 \mathrm{~mm}$ base on the $80 \mu \mathrm{~m} \times 80 \mu \mathrm{~m}$ sensing cell size.


## ACKNOWLEDGMENT

Many people have assisted me during the course of this work. I am very grateful to my graduate advisor Dr. W. N. Carr whose inspiration and guidance benifited me significantly; without his support this work could not have been finished. I would like to thank Dr. O. L. Russo who often encouraged me. I have learned a great deal from those courses he taught. I also like to express my appreciation to the colleagues in the Microelectronics Laboratory individually: Dr. Zheng Tang and Dr. Ruyan Wang, whose comments have proven extremely valuable to me; S. S. Cho, David Liu, Y. B. Kim, C. T. Sung, J. Abhay and R. Vaidyanathan; for their assistance in many ways. I would like to thank my friends in NJIT who have given me moral support. Among these I feel particularly grateful to Richard Lin, Eille Moura, D. F. Zhang, Z. Shen and Z. C. Sher. I am greatly indebted to Yuanyuan Sun, who help me so much during my graduate study in NJIT, and my family who had supported me over my first year in this country.

## TABLE OF CONTENTS

Chapter ..... Page
List of figures ..... i
I. Introduction ..... 1
II. Background Theory ..... 3
2.1 Absorption interaction ..... 3
2.2 Charge production ..... 5
2.3 Charge collection ..... 7
III.Comparison with alternative technologies ..... 10
3.1 Direct detection ..... 10
3.2 $X$-ray visible light photon conversion ..... 14
3.3 $X$-ray photon-electron conversion ..... 16
IV. Device hierarchy and circuit description ..... 18
4.1 Addressing logic ..... 18
4.2 Photodiode array ..... 19
4.3 Counter module ..... 21
V. Simulation methodology and worst case analysis ..... 30
5.1 Logic simulations ..... 30
5.2 Circuit simulations ..... 30
5.3 Worst case analysis ..... 31
VI. Suggested layouts ..... 38
VII. Summary and conclusions ..... 41
References ..... $2,9,17,21,31,45$
Appendix A. A CdTe scintillation film approach ..... 43
Appendix B. Simulation original printouts ..... 48
Appendix C. SpICE parameters ..... 676

## LIST OF FIGURES

Figure 1. The absorption coefficient for silicon to different energy incident
$\qquad$
X-ray.
.4

Figure 2. Absorption percentages of different intensity X-ray flux vs the depth into silicon.6

Figure 3. Electron-hole pairs created by an incident X-ray photon. ...... 8
Figure 4. Three basic X-ray imaging topologies: (a) direct detection (b) Xray visible light photon conversion (c) X-ray photon-electron conversion. 11

Figure 5. A typical self scanned photodiode array. 12

Figure 6. Crosstalk (Blooming) due to the lateral diffusion of minority carriers.13

Figure 7. The principle of a stripe detector. ................................... . 15
Figure 8. Schematic of a two-dimensional resistive stripe detector ....... 15
Figure 9. A typical apparatus of a X-ray visible light photon conversion sys-
$\qquad$
Figure 10. Root level block diagram of SPAX.
Figure 11. The shift register and the multiple input NOR gate. ..... 23
Figure 12. A D-type flip-flop ..... 24
Figure 13. Circuit diagram of one cell. ..... 25
Figure 14. Photodiodes and the discharge circuit. ..... 26
Figure 15. DC transfer characteristic of the first inverter. ..... 26
Figure 16. DC transfer characteristic of the second inverter. ..... 27
Figure 17. Source-coupled pair schematic. ..... 27
Figure 18. DC transfer characteristic of the differential stage. ..... 28
Figure 19. Cell enable logic. ..... 28
Figure 20. The counter module. ..... 29
Figure 21. Logic simulation of the addressing logic. ..... 31
Figure 22. Logic simulation of the four-bit ripple counter. ..... 32
Figure 23. Transient analysis of the cell amplifier. ..... 33
Figure 24. Transient analysis of the D flip-flop. ..... 34
Figure 25. The bias source of the differential stages. ..... 34
Figure 26. Comparing the output pulse height of five different combinationof transistor threshold voltages. ...................................... 36
Figure 27. SPICE simulation result of the D flip-flop standard cell. ..... 37

Figure 28. Suggested layout of a photon sensing cell. ....................... 39
Figure 29. Suggested layout of a D flip-flop. ................................. . . 40
Figure 30. X-ray source power vs the operating frequency of SPAX, for 10 counts/pixel.................................................................. . 42

Figure 31. Photon sensing cell with a CdTe scintillation film. ............ . 46
Figure 32. Suggested circuit for the X-ray imager with a CdTe scintillation film. ....................................................................... . 47

## Chapter I <br> INTRODUCTION

X-ray sensors in two dimensional arrays are needed for applications in production robotics, computer tomography, crystallography, astronomy, nondestructive quality analysis and many others. The precise requirements for X-ray detectors in these fields vary. However, the need for high spatial resolution, high sensitivity and signal conversion linearity are generally very desirable.

In these applications, the use of a solid detection medium is of great advantage, because the detector dimensions can be kept much smaller than the equivalent gas filled detector. Furthermore, solid state detectors have superior energy resolution, relatively fast timing charateristics and variable effective thickness. This thesis focusses on silicon devices since the development of silicon processing technology has reached a very high standard of sophistication. Also, it is very likely that the cost/performance ratio of silicon technology will continue decreasing in the future.

The use of silicon as an X-ray array sensor began in the 1960 's[Chester 69]. Early advances in this technology used a scanning electron beam for readout of the residual charge on each diode. Subsequently, self scanning devices with higher resolution and better sensitivity have been developed [Kosonocky 85, Tsoi 85, Theuwissen 86], but the cost for fabrication is expensive.

The sensor described in this thesis is named SPAX (Silicon Photodiode Array for soft X-ray). Unlike most of the manufactured silicon array sensors which measure average photon current, SPAX measures the intensity of incident X-ray flux by counting individual photons. Corresponding to each incident photon, instant charge is collected on a reverse biased PN junction diode. An in-cell pulse amplifier having a voltage gain
of 500 is used to amplify and shape the signal before it is sent to a ripple counter. In order to obtain the maximum sensitivity and accuracy, the area of PN junction diodes has to be maximum. Thus the principle challenge in designing the pixels is to minimize the size of the in-cell amplifier without greatly decreasing its gain and sensitivity.

A theoretical analysis of X-ray photon interacting with the silicon lattices will be presented. Circuit simulations, worst case analysis and suggested layout will be detailed in latter chapters.

## REFERENCES

Chester, A. M., Loomis T. C., and Weiss, M. M. Bell system Tech J. p345-382 (Feb. 1969)

Kosonocky, W. F., Shallcross, F. V., Villani, T. S., and Groppe, J. V. IEEE Trans. Electron Device, Vol. ED-32, No. 8, (Aug. 1985)

Theuwissen, A. J. P., and Weijtens, C. H. L., Philips Tech. Rev. Vol. 43, No. 1/2, (Dec. 1986)

Tsoi, H., Ellul, J. P., King, M. I. White, J. J. and Bradley, W. C. IEEE Trans. Electron Device, Vol. ED-32, No. 8, (Aug. 1985)

## Chapter II BACKGROUND THEORY

Although many possible interaction mechanisms are known for X-ray in matter, only three major types play important role in radiation measurments: photoelectric absorption, Compton scattering and pair production. In pair production process, an incident photon undergoes an electromagnetic interaction with an atomic nucleus and is converted into an electron-positron pair. This process can take place only if the photon energy exceeds a threshold value of 1.022 MeV which is twice the rest mass energy of an electron. In Compton scattering, the incoming photon is deflected through an angle with respect to its original direction, and transfers a portion of its energy to the electron. The probability of Compton scattering per atom of the absorber depends on the number of electrons available as scattering targets. It increases linearly with atomic number. However, for soft X-rays, the Compton effect is negligible compare to photoelectric absorption in silicon. Therefore, the major interaction mechanism for soft X-ray in silicon is photoelectric absorption.

### 2.1 Absorption interaction

As radiation penetrates matter, particles or photons may be removed from the incident beam either by absorption interaction or by those scattering interactions. In general, radiation intensity decreases with distance into the interaction material. The intensity of radiation at distance $x$ is described by the equation:

$$
\begin{equation*}
I_{(x)}=I_{(0)} e^{-\alpha x} \tag{1}
\end{equation*}
$$

where $I_{(0)}$ is the original incident radiation intensity, $\alpha$ is the absorption coefficient. For 20 KeV X-ray absorption in silicon, $\alpha$ is 10 at room temperature as illustrated in figure 1.


Figure 1: The absorption coefficient for silicon to different energy incident X-ray.


Figure 2: The absorption percentage of different intensity X-ray flux vs the depth into silicon
charge collection efficiency is unity, the charge collected within a PN junction is given approximately, by

$$
\begin{equation*}
q=n e=\frac{e E}{\epsilon} \tag{6}
\end{equation*}
$$

where $E$ is the X -ray photon energy, $n$ is the number of ion pairs formed and $q$ refers to charge of one sign only.

### 2.3 Charge collection

If this amount of charge is integrated, a voltage pulse is obtained whose magnitude $v$ is given by

$$
\begin{equation*}
v=q / C=\frac{e E}{\epsilon C} \tag{7}
\end{equation*}
$$

where $C$ is the total capacitance between electrodes.
The amplitude of $v$ is inversely proportional to $C$ when X -ray photon energy is specified. In this thesis, PN junctions are used to collect the charge generated by absorbed X-ray photons. If an external reverse bias is applied across the diode, as shown in figure 3 , the carriers will be swept rapidly to electrodes by the electric field. Almost all of the applied potential extends across the depletion layer, which acts as the sensitive volume. The square of the depletion width $W_{d}$ is proportional to the reverse bias across the junction and inversely proportional to the impurity concentration of the bulk:

$$
\begin{equation*}
W=\sqrt{\frac{2 \epsilon_{s}\left(V_{b i}-V\right)}{q N_{B}}} \tag{8}
\end{equation*}
$$

where $V_{b i}$ is the build-in potential of the PN junction, $\epsilon_{s}$ is the dielectric constant of silicon times $\epsilon_{0}$ and $N_{B}$ is the impurity concentration of bulk.

Due to the diffusion of the minority carriers, which will also contribute to collected charge, the actual charge collecting region W in one dimension, includes the thickness


Figure 3: Electrons-hole pairs created by an incident X-ray photon.
of the depletion region plus the diffusion length $L$ of the minority carriers outside the depletion layer.

$$
\begin{equation*}
W=W_{d}+L \tag{9}
\end{equation*}
$$

In general, $N_{B}$ is about $5 \times 10^{14} \mathrm{~cm}^{-3}$. When a reverse bias of -9 V is applied to this abrupt junction, the depletion width is $4.85 \mu \mathrm{~m}$. Corresponding to an $1000 \mu \mathrm{~m}^{2}$ area, the capacitance is $0.02 p F$. From equation 8 , the potential difference across the junction is 38 mV for a 20 KeV incident X-ray photon.

## REFERENCES

Bussolati, C., Fiorentini A., and Fabri G., Phys. Rev 1364, 1756, (1964)
Dearnaley, G., Proceeding of conference on semiconductor nuclear-particle detectors and circuits, (1967)

Entine, G., Squillante, M. R. and Serreze, H. B. IEEE Trans. on nuclear science, Vol. NS-28, No. 1 (Feb. 1981)

Glasow, P. A., Conrad, B., Killig, K., Lichtenberg W. IEEE Trans. nuclear science, Vol. NS-28, No. 1 (Feb. 1981)

Pehl, R. H., Goulding, F. S., Landis, D. A. and Lenzlinger, M. Proceeding of conference on semiconductor nuclear-particle detectors and circuits, (1967)

## Chapter III <br> COMPARISON WITH <br> ALTERNATIVE IC TECHNOLOGIES

Solid state imagers can be employed in three basic X-ray imaging topologies, as illustrated in figure 5 namely: (1) direct detection (2) X-ray visible light photon conversion (3) X-ray photon-electron conversion.

### 3.1 Direct detection

Most solid-state imagers are of the SSPA (Self-Scanned Photodiode Array) type or CCD (Charge Coupled Device) type. Although they are used mainly for detecting visible light, several publications using these already available devices in X-ray detection have been reported[Gamble 79, Koppel 76]. The advantages of these devices are good resolution, good linearity and fast response. However, they often suffer from radiation damage and may exhibit increases in dark current which is a consequence of the direct exposure of scanning circuit and amplifying circuit. Direct detection devices are seldom used for measuring low intensity X-ray flux since their receiving surface is too small and the depletion region is too thin to obtain high sensitivity.

### 3.1.1 Self scanned photodiode array:

In SSPA, as shown in figure 6 , the fabrication compatability to general integrated circuits is advantageous. Its maximum data rate is limited by the speed of the shift registers, and is typically $3-4 \mathrm{MHZ}$. A major problem with SSPA design is the complexity of circuit. Additional amplifier are usually needed to compensate the signal level drop due to the line capacitance on the common output line.

Taniguchi et al [Taniguchi 84] reported their SSPA on which peripheral circuitry was protected with Pb foil. This device showed less increase in dark current and very good output/input linearity.


Figure 5: Three basic X-ray imaging topologies: (a) direct detection (b) X-ray visible light photon conversion (c) X-ray photon-electron conversion.


Figure 6: $\Lambda$ self scanned photodiode array.[Carr 80]


Figure 7: Crosstalk (Blooming) due to lateral diffusion of minority carriers.[Tsoi 85]

### 3.1.2 Charge coupled device:

Due to the higher packing density obtainable for CCDs compared with SSPAs, most large area imager with resolution over 2000 pixels are CCDs[Kosonocky 85, Tsoi 85]. Unlike photodiodes, CCD structures do not have diffused wells at the interaction area. Hence there is no ready supply of minority carriers to neutralized the charge in the depletion region. The depletion region extends much further into the substrate and most of the potential difference between the gate and substrate is dropped across this depletion layer. This feature enhances the collection effeciency of CCDs. But also because of this feature, A well known phenomenon called "crosstalk" occurs. Crosstalk is cause by the lateral diffusion of minority carriers optically generated below the depletion layer as shown in figure 7. It causes bloomings of the image and imposes a serious limit on dynamic amplitude range and spatial resolution of CCDs for X-ray detection. Recently, Tsoi et al have demonstrated a design for deep depletion CCD
imagers fabricated on high-resistivity substrates using effective channel stops that greatly reduce the crosstalk problem, and can be used for $1-10 \mathrm{KeV}$ X-ray detection.

### 3.1.3 Resistive stripe detector:

A position-sensitive detector without scanning circuitry was reported by Geber et al [Gerber 77]. It consists of stripes of silicon or germanium for which one contact is made to have a significant series resistance. As shown in figure 8 the position signal $P$ is obtained by resistive charge division from the back layer. The $E$ signal is proportional to the energy absorbed from the incident radiation in the active volume. Signal conditioning using an ADC is normally required to obtain the spatial data output from this detector. Figure 9 shows the schematic of a two dimensional resistive stripe detector. That the resolution of the device is approximately twice the width of a stripe. With the advance in lithography, this detector is very promising in ultrahigh resolution X-ray imaging.

### 3.2 X-ray visible light photon conversion

A combination of a fluorescent material and glass fibers films have been used with the SSPA substrate to transform the X-ray into visible light. Figure 10 shows a typical structure of such a device which can exhibit increased overall sensitivity to X-ray sources. In these devices, radiation damage of the detector can be eliminated by shielding peripheral circuit from X-ray bombardment. The decay time of phosphor films may in some applications be the limiting factor in the speed of the operation. Gamble et al [Gamble 79] have successfully demonstrated the use of a cooled Reticon RL512 (512 pixels) linear array, coupled to a. 2:1 fiber-optic demagnifier with $\mathrm{ZnS}(\mathrm{Ag})$ phosphor on the incident interface. A resolution of $50 \mu m$ was reported. The quantum efficiency of this device for electron-hole pair production within a photodiode is


Figure 8: The principle of a resistive stripe detector


Figure 9: Schematic of a two dimensional resistive stripe detector


Figure 10: Apparatus of a X-ray visible light photon conversion system
approximately $75 \%$. Consequently, about 110 electron charges are depleted across a photodiode for each absorbed incident 8 KeV X-ray photon.

To further shrink the Gamble et al device, one possible solution is depositing a thick scintillation film directly on the passivation layer of a photodiode array. The proposed concept is further detailed in Appendix A.

### 3.3 X-ray photon-electron conversion

An electron-bombarded silicon imager has been used mainly in visible or infrared low-light level systems [Brown 76]. Very few such devices are available, with the exception of the "Digicon" manufactured by Electronic Vision. There still seem to be a number of operational problems associated with these devices; and they are likely to remain expensive devices, manufactured individually for particular application.

## REFERENCES

Brown, H. T., Gray P. A., and Pool P. J., Proc. Int. Conf. on CCDs, Edinburgh p.A1 (1976)

Carr, W. N., Silicon Photodiode Arrays for OCR Application, Technical Report Recognition Equipment, Inc., Dallas, TX (1980)

Gamble R. C., Baldeschwieler, J. D., and Giffin, C. E. Rev. Sci. Instrum. 50, 1416, (Nov. 1979)

Gerber, M. S., Miller, D. W., Schlosser, P. A., Steidley, J. W., and Deutchman, A. H. IEEE Trans. Nucl. Sci., NS-24, No.1, 182 (1977)

Koppel, L. N. Rev. Sci. Instrum. 47,1109 (1976)
Kosonocky, W. F., Shallcross, F. V., Villani, T. S. and Groppe, J. V. IEEE Trans. Electron Device, Vol. ED-32, No. 8, (Aug. 1985)

Taniguchi, K., Yamaki, N., and Ikeda, S., Japan J. App. Phys., 909, (Apr. 1984)
Tsoi, H., Ellul, J. P., King, M. I., White, J. J., Bradley, W. C. IEEE Trans. Electron Device Vol. ED-32, No. 8 (Aug. 1985)

## Chapter IV <br> DEVICE HIERARCHY <br> AND CIRCUIT DESCRIPTION

Integrating analog and digital functions together on one chip has become feasible. In many cases very high performance analog functions are much required and a greater number of moderate performance analog functions are preferred. Thus combined analog and digital CMOS is in the center of interest. SPAX is designed using a top down approach. The root-level block diagram is shown in figure 11. As shown, the signals required to interface to external circuits are: (1) Clock pulse input (2) Four-bit data and counter reset outputs (3) End of line output "EOL" and End of frame output "EOF" (4) Power supply inputs: $+5 \mathrm{~V},-6 \mathrm{~V}$ to $-12 \mathrm{~V}, 0 \mathrm{~V}$.

The whole circuit is divided into three modules:

### 4.1 Addressing logic

Addressing logic contains a row address shift register and a column address shift register. In most digital circuits, shift registers are composed of level-restoring inverters coupled by pass transistors. With the movement of data controlled by applying two non-overlap clock pulses to pass transistors. Besides the need of non-overlapping clock pulses, switching noises become very annoying when these shift registers are interfaced to analog circuits. The row (column) register in SPAX, as shown in figure 12 , is constructed by a series of $D$ type flip-flops. The outputs of these $D$ flip-flops are inverted by open drain transistors. By tieing all drains to a pull-up resistor, a multiple input NOR gate is formed. Not only does this configuration provide an automatic power-up reset but also it forces a circulated transfer of a logic "High" signal in the shift register. Figure 13 details the circuit of a $D$ flip-flop without the reset function. It consists of two latches clocked 180 degrees out of phase to provide master-slave
operations.

### 4.2 Photodiode array

This array consists $30 \times 30$ cells which are sequentially selected by the row and cloumn address shift registers. The negative power supply line is required in this module. Output signals generated by each cell are sent to the counter module. In each cell, a source-couple pair, two inverters, two photon sensing diodes and control logic are included. Simulation shows current required for each cell is 3.55 mA when the cell is selected. Quiescent power for each cell is 17.8 mW . The completed circuit diagram of one cell is demonstrated in figure 14.

### 4.2.1 Photodiodes and the discharge circuit:

Two identical PN junction diodes are reverse biased to obtain a maximum depletion layer width. Using two diodes instead of one diode with twice the area increases the sensitivity. As explained in chapter II, the total capacitance $C$ across these diodes directly effects the charge signal to be sent to the following amplifier. The signal voltage will have a maximum when $C$ (drain capacitance in discharge transistors $C_{t}$ plus junction capacitance $C_{d}$ plus amplifier input capacitance $C_{a}$ ) is minimum. Without decreasing the interaction area, two separated diodes give us higher signal voltage at both amplifier inputs. Considering the case of no discharge transistors, $C$ will be discharged very graduately due to the leakage current of the diodes. This significantly increase the deadtime of the devices. A handshake technique is developed to overcome this difficulty. In figure 14 , when the voltage level on the gates of $M_{99}$ and $M_{98}$ which is feedback from the counter module, exceeds the theshold voltage of discharge transistors, they clamp the diodes to 0 V rapidly. The pulse width obtained from SPICE is 60 nsec on the cell output line.

### 4.2.2 Inverters:

The $D C$ transfer characteristic of both inverters, which are primary factors in shaping the output waveforms, are shown in figure 16 and figure 17. The voltage gain of the first stage is 9 and is given by the equation:

$$
\begin{equation*}
A_{v}=-\frac{g_{m n}}{g_{o n}+g_{o p}} \tag{12}
\end{equation*}
$$

where $g_{o n}$ and $g_{o p}$ are the small-signal output conductances of the $n$-channel and p-channel transistors respectively, $g_{m n}$ is the transconductance of the n-channel transistor. The voltage gain of the second stage is 3 .

### 4.2.3 Source-coupled pair:

The behavior of a source-couple pair is very similar to that of a bipolar differential stage. However, the range of linear operation is wider. By increasing the bias current or decreasing the device aspect ratio, the input range for which both transistors are active can be increased. The linear operation region is typically several hundred millivolts $\left(V_{g s}-V t h\right)$. The $D C$ transfer characteristic of the CMOS differential stage is shown in figure 19. The voltage gain, assuming an open-circuit load, can be given as

$$
\begin{equation*}
A_{v}=-G_{m} \frac{r_{o p} r_{o n}}{r_{o p}+r_{o n}} \tag{13}
\end{equation*}
$$

where $G_{m}$ is the differential stage transconductance, and $r_{o p}$ and $r_{o n}$ are the output resistance of the input transistor and the load transistor respectively.
4.2.4 Cell-enable logic:

Three transistors $Q_{1}, Q_{2}$ and $Q_{3}$ form the cell-enable logic. These transistors conduct when both row address line and column address line of the cell are at logic "Low" state. The cell output line is then connected to the global counter and the differnetial stage is then biased.

### 4.3 Counter module

The ripple counter counts the pulses sent from each cell and provides external circuit eight-bit data which represents the relative intensity of incident X-ray flux at each cell. Since the ripple counter must be reset immediately it is read out, a output data latch is used. An one-shot circuit giving 60 nsec pulses at the rising edge of each input clock pulse resets the ripple counter.

## REFERENCES

Standard Cell Design Notes Release 2.1, (Macro cell name:DMRFC). California Devices Inc., Sunnyvale, CA. (Nov. 1984)


Figure 11: Root level block diagram of SPAX.


Figure 12: The shift register and the multiple input NOR gate.


Figure 13: A $D$ type flip-flop cell[CDI 1984].


Figure 14: Circuit schematic of one sensing cell.


Figure 15: Photodiodes and the discharge circuit.


Figure 16: $D C$ transfer characteristics of the first inverter.


Figure 17: $D C$ transfer characteristic of the second inverter.


Figure 18: Source-couple pair schematic.


Figure 19: $D C$ transfer characteristic of the differential stage.


Figure 20: Cell enable logic.


Figure 21: The counter module.

## Chapter V <br> SIMULATION METHODOLOGY AND WORST CASE ANALYSIS

As Habekotte [Habekotte 87] pointed out, combined analog and digital design demands very good control of the many different process steps. Examples include minimum PN junction leakage current, precise resistor and capacitor ratios with minimal voltage and temperature dependancy, and reproducible and characterized behavior of the different active and passive components. Since SPAX needs both in-cell amplifier and addressing logic, these requirements of process control are very desirable. However, some parameter variations were been taken into account during circuit designing and simulations.

### 5.1 Logic simulation results

Logic simulations utilizing HILO3 for addressing logic and ripple counter had been done. The result are shown in figure 22 and figure 23 respectively.

### 5.2 Circuit simulations

Simulations of the cell circuit were performed using SPICE2G5. Because of the lack of a proper photodiode model in SPICE the author used a simple JN junction diode cascading an external step volatge source to approximate a photodiode. Transient analysis demonstrates the output waveform corresponding two input pulses seperated by 200 nsec . During the simulation, oscillation occured when transistor effective channel length exceed $1.2 \mu \mathrm{~m}$ regardless to the channel width. That is, oscillation determined by SPICE is independent of the RC constant, and therefore strongly indicates an error of convergence in SPICE. The source program is presented in Appendix B.

Simulation shows a constant 4.4 V voltage can be obtained at the drain of $M_{60}$ used
as bias source in figure 25 .

### 5.3 Worst case analysis

Due to the variation of ion implantation dose, oxidation temperature and polysilicon deposition temperature, transistor threshold voltage value will vary between with production process. A $\pm 10$ percent threshold voltage variations of both $P$ type and $N$ type transistors are considered in the worst case analysis separately. Simulation results indicate a problem only when the $N$ type transistor threshold voltage $V_{T N}$ is 10 percent below nominal value, in which case inadequate voltage gain of in-cell amplifiers occurs.

## REFERENCES

Habekotte, E., Hoefflinger, B., Klein H. and Beunder M. A. Proc. of the IEEE, Vol 75, No. 6 (June 1987)

$$
\begin{array}{lllllllllll}
\mathrm{C} & \mathrm{P} & \mathrm{C} & \mathrm{Q} & \mathrm{Q} & \mathrm{Q} & \mathrm{Q} & \mathrm{Q} & \mathrm{Q} & \mathrm{Q} & \mathrm{Q} \\
\mathrm{~K} & \mathrm{R} & \mathrm{R} & 0 & 1 & 2 & 3 & 4 & 5 & 6 & 7
\end{array}
$$

----TIME---

| 0 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| ---: | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | ---: |
| 50 | 1 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 100 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 150 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 |
| 200 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 |
| 250 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 |
| 300 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 |
| 350 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 |
| 400 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 |
| 450 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 |
| 500 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 |
| 550 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 |
| 600 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 |
| 650 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 |
| 700 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 |
| 750 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 |
| 800 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 |
| 850 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 900 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 950 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 |

Figure 22: Logic simulation of the addressing logic.


Figure 23: Logic simulation of the cight-bit ripple counter.

Figure 24: Transient analysis of the cell amplifier.



Figure 25: The bias source of the differential stage.


TIME (nscc)

Figure 26: Comparing the output pulse height of five different combination of transistor threshold voltages.


Figure 27: SPICE simulation result of the D type flip-flop standard cell circuit.

## Chapter VI <br> SUGGESTED LAYOUTS

The MOSIS $1.2 \mu m-2 \mu m$ CMOS design rule is used for physical layout. Since all shift registers, the ripple counter and the output latch are constructed with D flip-flops, layouts of a D flip-flop and one photon sensing cell are presented.


Figure 23: Suggested layout of a photon sensing cell.


Figure 24: Suggested layout of a D flip-flop.

## Chapter VII SUMMARY AND CONCLUSIONS

The operating frequency of SPAX is 1 MHz . This frequency is determined by the counter bit-number and the pulse width corresponding to each event. Assuming the clock pulse width at the ripple counter input is $P$, the maximum operating frequency $F_{\text {max }}$ for SPAX can be approximated by

$$
\begin{equation*}
F_{\max } \simeq \frac{1}{(256+1) P_{\min }} \tag{12}
\end{equation*}
$$

Using standrad cells of $1.2 \mu \mathrm{~m}$ design rules, $F_{\max }$ is about 5.8 mhz . Within a constant sampling area, the incident radiation intensity is directly proportional to the number of photons arrived in the sampling time period. Therefore, the optimal incident radiation intensity for SPAX varies with operating frequency. The X-ray source power required for a specific SPAX operating frequency is given in figure 30 . For an irradiant intensity of 20 KeV X-ray photons of $10^{4} \mathrm{R} /$ hour, the power of the X-ray tube is 8 Watts.

The linearity of the collected charges across a photodiode to the incident flux energy can be concluded from equation 8 in chapter II. Adding a negative feedback to the in-cell amplifier will improve the linearity of the cell-output pulse amplititude to the incident flux energy. This indicates SPAX can be expanded to have energy resolution. Assuming the threshold voltage of the counter input is 1 V , the minimum incident X ray photon energy required to trigger the counter is 6.9 KeV .

SPAX is a practical device to be fabricated. Its physical layout can be completed by a standard graphic editor. No special process is needed during a general VLSI fabrication. However, test patterns contain PN diodes identical to in-cell photodiodes


Figure 33: X-ray irradiance vs operating frequency, for 10 counts/pixel.
are recommended. They are very desired in measuring the conversion efficiency.
Four performance parameters are summarized from this thesis:

## (1) The total active volume of photodiodes

A negative power supply for photodiodes is used to enlarge the active photosensitive volume of the photodiodes. The estimated active volume for each photodiode is $10 \mu m \times 1600 \mu m^{2}$ based on processing with an n-type substrate with a $N_{B}=2.5 \times$ $10^{14} \mathrm{~cm}^{-3}$. The 20 KeV X-ray photon absorption percentage under these conditions is $1.2 \%$.
(2) The voltage gain of the in-cell amplifier.

A voltage gain of 500 at room temperature on a 60 nsec input pulse is observed from SPICE. It is not the limit of this circuitry but a optimal value after considering the stability of the in-cell amplifier and the physical size of a cell. The cell size in the
suggested layout is $80 \mu m \times 80 \mu m$.
(3) The total power dissipation in one cell.

In SPAX, the power dissipation on a selected cell is about 18 mW . Most of this value is consumed by the source coupled pair and the first inverter. The value can be reduced by adjusting the $W / L$ ratio of the bias transistor. The 900 cell chip is estimated to required only 18 mw plus support power.

Static power dissipation can increase with accumulated irradiation dose. Radiation damages has not been considered in this thesis, but a gradual increase of dark-current for all reverse-biased junction and a shift of thresholds are predicted.
(4) The tolerance of parameter variations.

In this thesis, the process control of transistor threshold voltages is assumed to be $\pm 10$ percent. This range can be relaxed if additional compensating circuits are added to the critical differential stage devices.

Two methods can be used to eliminated the long discharge line. (1) Bias $M_{99}, M_{98}$ to provide a continuous current source for $D_{1}, D_{2}$. (2) To each cell, add an extra inverter which provide a longer time to reset the diodes. However, the increase in cell size has to be considered.

## Appendix A <br> DEVICE ENHANCEMENT WITH <br> A CdTe SCINTILLATION FILM

Due to the inherent low X-ray capture cross-section in the silicon lattice, using silicon devices for X-ray imaging requires on chip amplifiers having high $S / N$ ratios and wide frequency response ranges. An unavoidable problem for this approach is the radiation damage which cause dark current to increase. Early research[Gamble 79] had pointed out that by using a scintillation film and optical fibers, one can detect visible photons thus obtain X-ray images. Without exposing the photodiode array directly to X-ray flux, radiation damage problem are almost eliminated. Yet, the devices volume and the reproducablility is still to be optimized. A similar approach using a direct deposited scintillation film is studied. Figure 31 shows the schematics of this approach. A higher density thick film (eg. CdTe) can be used as a scintillator. The selection of scintillator has to base on the consideration of material density, transparency, lattice constant and band-gap. For example, CdTe has a higher absorption coefficient than Si for X-ray and has a bandgap very close to that of Si. Annealing the scintillation film for maximum quantum conversion efficiency is strongly recommended. As shown in the figure the thickness of the scintillator has to be smaller than $1 / \alpha$ to avoid the self-absorption of visible light photon in vertical direction. Horizontal self-absorption is prefered since it enhances the spatial resolution. It is this reason that the minimum width of the PN junction is also $1 / \alpha$.

The circuit schematics demonstrated in figure 32 is recommened for constructuring the visible light image. Each cell includes enable logics, a discharge transistor, a dummy transistor and a PN junction diode. There are two output lines from every cell, a video signal line and a switching noise line. The dummy transistor is used to
obtain switching noise signals which are symmetrical to those on video signal line. The video chip output signal is obtained by subtracted the noise signal from the video signal using a differential amplifier. At the end of every column, two extra transistors are added to seperated the total line capacitance from the column capacitance. Thus the capacitance load driven by the photodiode is reduced.

## REFERENCES

Gamble, R. C., Baldeschwieler, J. D., and Giffin, C. E., Rev. Sci. Instrum. 50, 1416, (Nov. 1979)


Figure 31: The photon sensing cell with a CdTe scintillation film.


Figure 32: Suggested circuit.


```
M1 7 2 0 0 CMOSN W=3.6U L=1.2U AD 15P AS 15P PD 8U PS 8U
M2 7 2 5 5 CMOSP W=3.6U L=1.2U AD 15P AS 15P PD 8U PS 8U
M3 1 7 6 0 CMOSN W=3.6U L=1.2U AD 15P AS 15P PD 8U PS 8U
M4 1 2 6 5 CMOSP W=3.6U L=1.2U AD 15P AS 15P PD 8U PS 8U
M5 11 6 12 0 CMOSN W=3.6U L=1.2U AD 15P AS 15P PD 8U PS BU
M6 11 6 5 5 CMOSP W=3.6U L=1.2U AD 15P AS 15P PD 8U PS 8U
M7 12 3 0 0 CMOSN W=3.6U L=1.2U AD 15P AS 15P PD AU PS 8U
M8 11 3 5 5 CMOSP W=3.6U L=1.2U AD 15P AS 15P PD 8U PS 8U
M9 6 11 10 0 CMOSN W=3.6U L=1.2U AD 15P AS 15P PD 8U PS BU
M10 6 11 9 5 CMOSP W=3.6U L=1.2U AD 15P AS 15P PD 8U PS BU
M11 10 2 0 0 CMOSN W=3.6U L=1.2U AD 15P AS 15P PD 8U PS 8U
M12 9 7 5 5 CMOSP W=3.6U L=1.2U AD 15P AS 15P PD 8U FS BU
M15 15 11 16 O CMOSN W=3.6U L=1.2U AD 1SP AS 15F PD 8U PS 8U
M16 15 11 14 5 CMOSP W=3.6U L=1.2U AD 15P AS 15P PD 8U PS 8U
M17 16 2 O O CMOSN W=3.6U L=1.2U AD 15P AS 15P PD 8U PS 8U
M18 14 7 5 5 CMOSP W=3.6U L=1.2U AD 15P AS 15P PD 8U PS 8U
M19 15 7 99 0 CMOSN W=3.6U L=1.2U AD 15P AS 15P PD 8U PS 8U
M2O 15 2 99 5 CMOSP W=3.6U L=1.2U AD 15P AS 15P PD 8U PS BU
M21 18 3 0 0 CMOSN W=3.6U L=1.2U AD 15P AS 15P PD 8U PS BU
M22 17 3 5 5 CMOSP W=3.6U L=1.2U AD 15P AS 15P PD 8U PS 8U
M23 17 15 18 0 CMOSN W=3.6U L=1.2U AD 15P AS 15P FD 8U PS 8U
M24 17 15 5 5 CMOSP W=3.6U L=1.2U AD 15P AS 15P PD 8U PS BU
M25 99 17 O O CMOSN W=3.6U L=1.2U AD 15P AS 15P PD &U PS BU
M26 99 17 5 5 CMOSP W=3.6U L=1.2U AD 15P AS 15P PD 8U PS BU
.IC V (12)=0 V(17)=0 v(9)=0 V(10)=0 V(14)=0 v(16)=0 V(18)=0
VCLK 2 O PULSE(O 5 1OON 1ON 1ON 50N 160N)
VD 1 O PULSE(O 5 200N 1ON 1ON 200N)
VRB 3 O PULSE(5 O 350N 1ON 10N 6ON)
VDD 5 0 5
.WIDTH OUT=80
.TRAN 5N 50ON UIC
.FLOT TRAN V(99)(-18 6) V(1)(-12 12) V(2)(-6 18) V(3)(0 24)
.MODEL CMOSN NMOS LEVEL=2 LD=0.28U
+VTO=0.587229 KP=3.848E-05 GAMMA=0.922
+XJ=0.4U LAMBDA=2.2E-02
+RSH=20 CGSO=5.2E-10 CGDO=5.2E-10 CJ=4.5E-4 MJ=0.5 CJSW=6.0E-10 MJSW=0.33
.MODEL CMOSP PMOS LEVEL=2 LD=0.28U
+VTO=-0.784085 KP=1.394594E-05 GAMMA=0.5364
+XJ=0.4U LAMBDA=4.72E-02
+RSH=55 CGSO=4E-10 CGDO=4E-10 CJ=3.6E-4 MJ=0.5 CJSW=6.0E-10 MJSW=0.33
.END
```




```
******* 5-MAY-88 ******* SPICE 2G.5 (10AUG81) *******17:27:56*****
FIRST INVERTER
**** INPUT LISTING TEMPERATURE \(=27.000\) DEG C
```

```
M4 4 4 5 5 CMOSP W=10U L=1U AS=9P AD=9P PS=9U PD=9U
M7 8 6 0 0 CMOSN W=10U L=1U AS=20P AD=20P PS=22U PD=22U
M8 8 4 5 5 CMOSP W=4U L=1U AS=16P AD=16P PS=12U PD=12U
*--------------------------
VR 4 64 0
M60 64 64 0 0 CMOSN W=1U L=20U
v1 5 0 5
VIN1 6 0 PWL(0 -0.5 10 0.5)
.TRAN 0.5 10
.PLOT TRAN V(6) V(8)
*.PRINT TRAN I(VR) V(4)
.WIDTH OUT=80
.MODEL CMOSN NMOS LEVEL=2 LD=0.28U TOX=520E-10 UO=200
+NSUB=4.575777E+15 VTO=0.587229 KP=3.848E-05 GAMMA=0.922
+RSH=20
+XJ=0.4U LAMBDA=2.2E-02
+RSH=20 CGSO=5.2E-10 CGDO=5.2E-10 CJ=4.5E-4 MJ=0.5 CJSWm6.0E-10 MJSWm0. 3 3
.MODEL CMOSP PMOS LEVEL=2 LD=0.28U TOX=520E-10 UO=100
+NSUB=2.534947E+14 VTO=-0.784085 KP=1.394594E-05 GAMMA=0.5364
+RSH=55
+XJ=0.4U LAMBDA=4.72E-02
+RSH=55 CGSO=4E-10 CGDO=4E-10 CJ=3.6E-4 MJ=0.5 CJSW=6.0E-10 MJSW=0.33
.END
```

```
******* 5-MAY-88 ******* SPICE 2G.5 (10AUG81) * *******17:27:56*****
FIRST INVERTER
```

**** TRANSIENT ANALYSIS TEMPERATURE = 27.000 DEG C
LEGEND:
*: V(6)
$+: V(8)$
TIME $\quad V(6)$

$0.000 \mathrm{D}+00-5.000 \mathrm{D}-01$.
$5.000 \mathrm{D}-01-4.500 \mathrm{D}-01$.
$1.000 \mathrm{D}+00-4.000 \mathrm{D}-01$.
$1.500 \mathrm{D}+00-3.500 \mathrm{D}-01$.
$2.000 \mathrm{D}+00-3.000 \mathrm{D}-01$.
$2.500 \mathrm{D}+00-2.500 \mathrm{D}-01$.
$3.000 \mathrm{D}+00-2.000 \mathrm{D}-01$.
$3.500 \mathrm{D}+00-1.500 \mathrm{D}-01$.
$4.000 \mathrm{D}+00-1.000 \mathrm{D}-01$.
$4.500 D+00-5.000 D-02$.
$5.000 \mathrm{D}+00 \quad 0.000 \mathrm{D}+00$.
$5.500 \mathrm{D}+00$ 5.000D-02.
$6.000 \mathrm{D}+00 \quad 1.000 \mathrm{D}-01$
$6.500 \mathrm{D}+00$
$7.000 \mathrm{D}+00 \mathrm{ll} 2.500 \mathrm{D}-01$.
$7.5000+002.500 \mathrm{D}-01+$
$8.0000+00$ 3.0000-01+
8. $0000 \mathrm{D}+00$
$8.500 \mathrm{D}+0$
$\begin{array}{ll}8.500 D+00 & 4.000 \mathrm{D}-01+ \\ 9.000 \mathrm{D}+00 & + \\ 9.500 \mathrm{D}+00 & 4.500 \mathrm{D}-01+\end{array}$
$\begin{array}{ll}\text { 1.000D+01 } & 5.000 \mathrm{D}-01+ \\ +\end{array}$
JOB CONCLUDED

| time |  |  |  |  | PAGE | DIRECT | buffered |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | CPU |  | ELA | PSED | faults | 1/0 | I/O |
| 0 : | 0: 1.13 | 0 | 0 : | 2.62 | 217 | 12 | 1 |

```
******* 5-MAY-88 ******* SPICE 2G.5 (10AUG81) *******17:30:15*****
SECOND INVETER
**** INPUT LISTING TEMPERATURE = 27.000 DEG C
***********************************************************************
M9 9 8 0 0 CMOSN W=6U L=1U AS=6P AD=6P PS=8U PD=8U
M10 9 8 5 5 CMOSP W=2U L=1U AS=6P AD=6P PS=8U PD=8U
v1 5 0 5
VIN1 8 0 PWL(0 0 5 5)
.TRAN 0.1 5
.PLOT TRAN V(9) V(8)
.IC V (9)=5
*.PRINT TRAN I(VR) V(4)
.WIDTH OUT = 80
.MODEL CMOSN NMOS LEVEL=2 LD=0.28U TOX=520E-10 UO=200
+NSUB=4.575777E+15 VTO=0.587229 KP=3.848E-05 GAMMA=0.922
+RSH=20
+XJ=0.4U LAMBDA=2.2E-02
+RSH=20 CGSO=5.2E-10 CGDO=5.2E-10 CJ=4.5E-4 MJ=0.5 CJSW=6.0E-10 MJSW=0.33
.MODEL CMOSP PMOS LEVEL=2 LD=0.28U TOX=520E-10 UO=100
+NSUB=2.534947E+14 VTO=-0.784085 KP=1.394594E-05 GAMMA=0.5364
+RSH=55
+XJ=0.4U LAMBDA=4.72E-02
+RSH=55 CGSO=4E-10 CGDO=4E-10 CJ=3.6E-4 MJ=0.5 CJSW=6.0E-10 MJSW=0.33
.END
```

```
******* 5-MAY-88 ******* SPICE 2G.5(10AUG81) * *******177:30:15*****
```

SECOND INVETER


## LEGEND:

```
*: V(9)
```



```
Pulse amplification
```

$\star \star * *$ INPUT LISTING TEMPERATURE $=27.000$ DEG C


```
M2 6 0 3 5 CMOSP W=12U L=1U AS=4P AD=4P PS=6U PD=6U
M1 7 2 3 5 CMOSP W=6U L=1U AS=4P AD=4P PS=6U PD=6U
M51 7 52 3 5 CMOSP W=6U L=1U AS=4P AD=4P PS=6U PD=6U
M3 3 4 5 5 CMOSP W=2U L=1U AS=9P AD=9P PS=9U PD=9U
M4 4 4 5 5 CMOSP W=10U L=1U AS=9P AD=9P PS=9U PD=9U
M5 6 7 0 0 CMOSN W=3.6U L=1U AS=16P AD=16P PS=12U PD=12U
M6 7 7 0 0 CMOSN W=3.6U L=1U AS=16P AD=16P PS=12U PD=12U
M7 8 6 0 0 CMOSN W=10U L=1U AS=20P AD=20P PS=22U PD=22U
M8 8 4 5 5 CMOSP W=4U L=1U AS=16P AD=16P PS=12U PD=12U
M99 0 10 2 2 CMOSN W=1U L=1U AS=3P AD=3P PS=5U PD=5U
M98 0 10 52 52 CMOSN W=1U L=1U AS=3P AD=3P PS=5U PD=5U
*-------------------------
VR 4 64 0
M60 64 64 0 O CMOSN W=1U L=20U
*-----------------------------------------------
V1 5 0 5
v2 11 0-12
M9 9 8 0 0 CMOSN W=6U L=1U AS=6P AD=6P PS=8U PD=8U
M10 9 8 5 5 CMOSP W=2U L=1U AS=6P AD=6P PS=8U PD=8U
CLOAD 9 0 3P
CBACK 10 0 3P
M11 10 9 0 0 CMOSN W=3U L=1U AS=6P AD=6F PS=8U PD=8U
M12 10 9 5 5 CMOSP W=9U L=1U AS=6P AD=6P PS=8U PD=BU
DCELLI 11 2 PNJD
DCELLZ 11 52 PNJD
CA2 55 52 1P
VIN2 55 0 PUL(0 -10E-3 400N 0 0 15)
VIN1 45 O PUL(O -10E-3 150N 0 0 15)
CA1 45 2 1P
.IC V (2)=0 V(3)=0 V(4)=0 V(6)=0 V(7)=0 V(B)=0 V(9)=5 V (10)=0 V(52)=0
.TRAN 10NS 600NS
.PLOT TRAN V(2) V(52) V(10)
.PLOT TRAN V(2) V(6) V(8) V(9)
.PRINT TRAN I(VR) V(4)
.WIDTH OUT=80
.MODEL CMOSN NMOS LEVEL=2 LD=0.28U TOX=520E-10 UO=200
+NSUB=4.575777E+15 VTO=0.587229 KP=3.848E-05 GAMMA=0.922
+RSH=20
+XJ=0.4U LAMBDA=2.2E-02
+RSH=20 CGSO=5.2E-10 CGDO=5.2E-10 CJ=4.5E-4 MJ=0.5 CJSW=6.0E-10 MJSW=0.33
.MODEL CMOSP PMOS LEVEL=2 LD=0.28U TOX=520E-10 UO=100
+NSUB=2.534947E+14 VTO= - . 784085 KP=1.394594E-05 GAMMA=0.5364
+RSH=55
+XJ=0.4U LAMBDA=4.72E-02
+RSH=55 CGSO=4E-10 CGDO=4E-10 CJ=3.6E-4 MJ=0.5 CJSW=6.0E-10 MJSW=0.33
.MODEL PNJD D IS=1E-10 RS=10 TT=0.1NS CJO=0.4P VJ=0.7 BV=20
.END
```


$\star * * * * * * 5-\mathrm{MAY}-88 \quad * * * * * * * \operatorname{spICE} 2 \mathrm{G} .5(10 \mathrm{AUG} 81) \quad * * * * * * * 17: 31: 58 * * * * *$

| **** | TRANSIENT | ANALYSIS | TEMPERATURE = | 27.000 | DEG | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |

## LEGEND:

```
*: v(2)
+: v(52)
=:V(10)
```

    TIME \(\quad V(2)\)
    





LEGEND:
*: V(2)
$+: V(6)$
$=\mathrm{V}(8)$
\$: V(9)



JOB CONCLUDED

| TIME |  |  | PAGE | DIRECT | BUFFERED |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | CPU | ELAPSED | FAULTS | I/O | $1 / 0$ |
| 0 : | 0:17.12 | 0: 0:19.94 | 232 | 20 | 2 |

```
Parameters=displayfile,scratch,coresize=800 kbytes
New Jersey Institue of Technology, New Jersey Ref: NJITVV01
VAX/VMS version. Licenced for
    VAX 8800 Ser.No. ni00247 only.
Use of the Proprietary computer program is governed by the
non-exclusive, non-transferrable License on authorized computer(s)
only. The right to copy and title to this computer program
remains with the owners (Licensors).
HILO MARK 3.1I.5 - 02-MAY-1988 14:52
(C) GenRad, Inc. 1987
*
*
*
*DIS COUNTER
```

```
CCT COUNTER (CK,CK1,S[1:24],CR,PR)
    SFR RC(CK1,Q1,Q2,Q3,Q4,Q5,Q6,Q7,Q0,CR,PR);
DFF FF0 (W1,,PR,CR,D,CK)
        FF1 (W2,,PR,CR,W1,CK)
        FF2 (W3,,CR,PR,W2,CK)
        FF3 (W4,,CR,PR,W3,CK);
    NAND (1,1) G1 (W1,W99);
    NOT (1,1) G1 (Q0,W99) G2 (Q0,W2) G3 (Q0,W3)
        G4 (Q1,W1) G5 (Q1,W2) G6 (Q1,W3);
    INPUT CK CK1 PR CR;
****}
*
*
*
*DIS COUNTERWF
```

```
****{
    1 : WAVEFORM COUNTERWF
    2 : STIMULUS CK=0 CK1=0 PR=0 CR=1 ;
    3:0 CK1= BY 120 TO 1200 CHANGEO (60,+60);
    4:0 CK= BY 40 TO 800 CHANGEO (20,+20);
    5 : 50 PR=0 CR=0;
    6:1200 FINISH.
```

****

11 OF DFF
Delayscale $=$ NS
Original Simulation Printouts 62
Time to load 0.12 cpu secs.
COUNTER LOADED OK
Initialisation complete cpu secs $=0.04 \quad($ total $=0.04)$

$$
\begin{array}{lllll}
C & & & \\
K & C & \mathrm{P} & \mathrm{C} & \text { WWWW } \\
1 & \mathrm{~K} & \mathrm{R} & \mathrm{R} & 1234
\end{array}
$$

----TIME---

| 0 | 0 | 0 | 0 | 1 | 0000 |
| ---: | :--- | :--- | :--- | :--- | :--- |
| 20 | 0 | 1 | 0 | 1 | 0001 |
| 40 | 0 | 0 | 0 | 1 | 0001 |
| 50 | 0 | 0 | 0 | 0 | 0001 |
| 60 | 1 | 1 | 0 | 0 | 0010 |
| 61 | 1 | 1 | 0 | 0 | 0010 |
| 80 | 1 | 0 | 0 | 0 | 0010 |
| 100 | 1 | 1 | 0 | 0 | 0011 |
| 101 | 1 | 1 | 0 | 0 | 0011 |
| 120 | 0 | 0 | 0 | 0 | 0011 |
| 140 | 0 | 1 | 0 | 0 | 0100 |
| 141 | 0 | 1 | 0 | 0 | 0100 |
| 160 | 0 | 0 | 0 | 0 | 0100 |
| 180 | 1 | 1 | 0 | 0 | 0101 |
| 181 | 1 | 1 | 0 | 0 | 0101 |
| 200 | 1 | 0 | 0 | 0 | 0101 |
| 220 | 1 | 1 | 0 | 0 | 0110 |
| 221 | 1 | 1 | 0 | 0 | 0110 |
| 240 | 0 | 0 | 0 | 0 | 0110 |
| 260 | 0 | 1 | 0 | 0 | 0111 |
| 261 | 0 | 1 | 0 | 0 | 0111 |
| 280 | 0 | 0 | 0 | 0 | 0111 |
| 300 | 1 | 1 | 0 | 0 | 1000 |
| 301 | 1 | 1 | 0 | 0 | 1000 |
| 320 | 1 | 0 | 0 | 0 | 1000 |
| 340 | 1 | 1 | 0 | 0 | 1001 |
| 341 | 1 | 1 | 0 | 0 | 1001 |
| 360 | 0 | 0 | 0 | 0 | 1001 |

CIRCUIT SFR COMPILED OK ON 01-MAY-1988 08:40 CPU USED 90 MSECS SUBFILE SFR TYPE CHANGED
8 OF DFF
Compiling waveform SFRWF
**Warning - subfile already exists
WAVEFORM SFRWF COMPILED OK ON 01-MAY-1988 08:40 CPU USED 40 MSEC SUBFILE SFRWF TYPE CHANGED
Delayscale = NS
Time to load 0.11 cpu secs.
SFR LOADED OK
Initialisation complete cpu secs $=0.02 \quad$ (total $=0.02$ )
$\begin{array}{lllllllllll}C & P & C & Q & Q & Q & Q & Q & Q & Q & Q \\ K & R & R & 0 & 1 & 2 & 3 & 4 & 5 & 6 & 7\end{array}$
----TIME---

| 0 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| ---: | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 50 | 1 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 100 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 150 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 |
| 200 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 |
| 250 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 |
| 300 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 |
| 350 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 |
| 400 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 |
| 450 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 |
| 500 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 |
| 550 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 |
| 600 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 |
| 650 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 |
| 700 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 |
| 750 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 |
| 800 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 |
| 850 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 900 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 950 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 |

```
Parameters=displayfile,scratch,coresize=800 Kbytes
New Jersey Institue of Technology, New Jersey Ref: NJITVV01
VAX/VMS version. Licenced for
    VAX 8800 Ser.No. ni00247 only.
Use of the Proprietary computer program is governed by the
non-exclusive, non-transferrable License on authorized computer(s)
only. The right to copy and title to this computer program
remains with the owners (Licensors).
HILO MARK 3.1I.5 - 01-MAY-1988 08:38
(C) GenRad, Inc. 1987
*DIS SFR
```



```
****{
    1: WAVEFORM SFRWF
    2 : STIMULUS CK=0 PR=0 CR=1 ;
    3:0 CK= BY 100 TO 1000 CHANGEO (50,+50);
    4 : 100 PR=0 CR=0;
    5:1000 FINISH.
```

```
****)
```

****)
*
*
*
*
*

```
*
```

Appendix C<br>SPICE PARAMETERS<br>From " MOSIS 1.2-3 micron design rules"

Users should note that the SPICE model parameters are obtained via transistor DC curve fitting using a parameter optimizer. These level $=2$ parameters are treated as empirical parameters allowing the optimizer to change parameters (often in ways that have little or no physical siganificance) for best curve fit to measure transistor curves, without regard for consistency with the MOSIS parameters are accurate to within 10 percent to 20 percent of measure performance.

The worst case parameters are based upon our published process targets, however, the parameters were not generated using the optimizer. No past MOSIS run has ever reached worst case limits. We have no physical devices that can be measured to refine the worst case parameters. When (or if) such devices become available, we will optimize the worst case parameter set.

## nMOS SPICE Model Parameters

```
.MODEI, NMOSE NMOS LEVEL,-2.00000 LD-0.826296U TOX=544.000E-10
+NSUB=2.090161E+15 VTO =1.14181 KP=3.730740E-05 GMMMA =0.628861
+PHI=0.600000 UO=300.000 UEXP=1.001000F-03 UCRIT'=1.000000E+06
+DELTA =1.15554 VMAX=100000. XJ =1.31233U LAMBDA =3.101167E-02
+NFS=1.902288E+12 NEFF=1.001.000E-02 NSS=0.000000E+00 TPG=1.00000
+RSH=25.4 CGSO-1.6E-10 CGDO=1.6E-10 CGBO=1.7E-10 CJ=1.1E-4
+MJ =0.5 CJSW=5E-10 MJSW=0.33
.MODEL NMOSD NMOS LEVEL=2.00000 LND=1.01616U 'TOX=544.000E-10
+NSUB=1.000000E+16 VTO=-3.78687 KP=3.281897E-05 GNMMN=0.371508
+PHI=0.600000 UO=900.000 UEXP=1.001000E-03 UCRIT=804753.
t-DELTA=2.79525 VMAX=674713. XJ =0.600132U LAMMDA=1.000000E-06
+NFS=4.31.0000E+12 NEFF=1.001000E-02 NSS=0.000000E+00 TPG =1.00000
+RSH=25.4 CGSO=1.6E-10 CGDO=1.6E-10 CGBO=1.7E-10 CJ=1.1E-4
+MJ=0.5 CJSW=5E-10 MJSW=0.33
```


## CMOS SPICE Model Parameters

```
.MODEL CMOSN NMOS LEVEL-2.00000 LI)-0.280000U IOX=520.000F-10
+NSUB=4.575777E+15 VTO=0.587229 KP=3.848050E-05 G\MMn=0.922197
+PHI=0.600000 UO =200.000 UEXP =1.001000E-03 UCRI'' =999000.
+DELTA=1.591.23 VMAX =100000. XJ=0.400000U I,AMBDA =2.208002E-02
+NFS=5.033532E+1]. NEFF=1.001000E-02 NGS-0.000000E100 'IPG=1.00000
+RSH=20 CGSO=5.2E-10 CGDO=5.2E-10 CJ=4.5E-4 MJ=0.5 CJSW=6.0E-10 MJSW=0.33
.MODEL CMOSP PMOS LEVEI,=2.00000 LDD=0.280000U 'ROX=520.000E-10
+NSUB=2.534947E+14 VTO--0.784085 KP=1.394594E-05 GAMMN=0.536443
HPLI=0.600000 U()-100.000 UEXP-0.171475 UCRJT'-51857.9
+DELTA=1.89818 VM }\=100000. XJ=0.400000U LNMBDA=4.720123E-02
+NFS=8.870574E+11. NEFE=1.001000E-02 NSS=0.000000E+00 TPG=-1.00000
+RSH=55 CGSO=4E-10 CGDO-4E-10 CJ=3.6E-4 MJ=0.5 CJSW-6.0E-10 MJSW=0.33
```

