Copyright Warning & Restrictions

The copyright law of the United States (Title 17, United States Code) governs the making of photocopies or other reproductions of copyrighted material.

Under certain conditions specified in the law, libraries and archives are authorized to furnish a photocopy or other reproduction. One of these specified conditions is that the photocopy or reproduction is not to be "used for any purpose other than private study, scholarship, or research." If a, user makes a request for, or later uses, a photocopy or reproduction for purposes in excess of "fair use" that user may be liable for copyright infringement,

This institution reserves the right to refuse to accept a copying order if, in its judgment, fulfillment of the order would involve violation of copyright law.

Please Note: The author retains the copyright while the New Jersey Institute of Technology reserves the right to distribute this thesis or dissertation

Printing note: If you do not wish to print this page, then select "Pages from: first page # to: last page #" on the print dialog screen



The Van Houten library has removed some of the personal information and all signatures from the approval page and biographical sketches of theses and dissertations in order to protect the identity of NJIT graduates and faculty.

INFORMATION TO USERS

This was produced from a copy of a document sent to us for microfilming. While the most advanced technological means to photograph and reproduce this document have been used, the quality is heavily dependent upon the quality of the material submitted.

The following explanation of techniques is provided to help you understand markings or notations which may appear on this reproduction.

- 1. The sign or "target" for pages apparently lacking from the document photographed is "Missing Page(s)". If it was possible to obtain the missing page(s) or section, they are spliced into the film along with adjacent pages. This may have necessitated cutting through an image and duplicating adjacent pages to assure you of complete continuity.
- 2. When an image on the film is obliterated with a round black mark it is an indication that the film inspector noticed either blurred copy because of movement during exposure, or duplicate copy. Unless we meant to delete copyrighted materials that should not have been filmed, you will find a good image of the page in the adjacent frame. If copyrighted materials were deleted you will find a target note listing the pages in the adjacent frame.
- 3. When a map, drawing or chart, etc., is part of the material being photographed the photographer has followed a definite method in "sectioning" the material. It is customary to begin filming at the upper left hand corner of a large sheet and to continue from left to right in equal sections with small overlaps. If necessary, sectioning is continued again—beginning below the first row and continuing on until complete.
- 4. For any illustrations that cannot be reproduced satisfactorily by xerography, photographic prints can be purchased at additional cost and tipped into your xerographic copy. Requests can be made to our Dissertations Customer Services Department.
- 5. Some pages in any document may have indistinct print. In all cases we have filmed the best available copy.



300 N. ZEEB RD., ANN ARBOR, MI 48106

8121965

BECKE, HANS WERNER

.

INVESTIGATIONS OF GATE TURN-OFF STRUCTURES

New Jersey Institute of Technology

· •

.

D.ENG.SC. 1981

University Microfilms International 300 N. Zeeb Road, Ann Arbor, MI 48106

,

PLEASE NOTE:

In all cases this material has been filmed in the best possible way from the available copy. Problems encountered with this document have been identified here with a check mark $\sqrt{}$.

- 1. Glossy photographs or pages _____
- 2. Colored illustrations, paper or print _____
- 3. Photographs with dark background
- 4. Illustrations are poor copy _____
- 5. Pages with black marks, not original copy _____
- 6. Print shows through as there is text on both sides of page_____
- 7. Indistinct, broken or small print on several pages
- 8. Print exceeds margin requirements
- 9. Tightly bound copy with print lost in spine _____
- 10. Computer printout pages with indistinct print
- 11. Page(s) ______ lacking when material received, and not available from school or author.
- 12. Page(s) ______ seem to be missing in numbering only as text follows.
- 13. Two pages numbered _____. Text follows.
- 14. Curling and wrinkled pages _____
- 15. Other_____

University Microfilms International

INVESTIGATIONS OF

GATE TURN-OFF STRUCTURES

by

Hans Werner Becke

This dissertation is to be used only with due regard to the rights of the author. Bibliographical references may be noted, but passages must not be copied without permission of the Institute and without credit being given in subsequent written or published word.

.

Dissertation submitted to the Faculty of the Graduate School of the New Jersey Institute of Technology in partial fulfillment of the requirement for the degree of

Doctor of Engineering Science

1981

APPROVAL SHEET

Title of Thesis: Investigation of Gate Turn-Off Structures

Name of Candidate: Hans Werner Becke Doctor of Engineering Science, 1981

Thesis and Abstract Approved:

Dr. R. F. Misra Date Professor of Electrical Engrg. Electrical Engrg.

	Date
	Dete
	Dage
	Dáte

- •

Name: Hans-Werner Becke

Degree to be Conferred: D. Eng. Sc., 1981

Mr. Becke holds a B.S. degree in EE from the Ohm-Polytechnical Institute, Nuremberg, Germany (1953). He received the MSEE degree from New Jersey Institute of Technology (1966) and has completed his dissertation for a D.Eng.Sc. in Electrical Engineering at the same institute (1981).

Mr. Becke has over 20 years of experience in the semiconductor field. The major portion of his career he spent with RCA Corp. From 1961 to 1967 he worked mainly on GaAs devices, such as bipolar power transistors, IR diodes and semiconductor lasers. He is credited with the development of the first GaAs insulated gate-field effect transistor.

From 1967 on, Mr. Becke was engaged in development of silicon technology for high power transistor structures and dielectrically isolated IC's. Noteworthy are his contributions in the area of gate turn-off thyristors directed toward achievement of safe turn-off and high performance, and in the development of power MOS FETS.

In 1980, Mr. Becke joined the High Voltage IC Department of Bell Labs, where he is currently designing high voltage dielectrically isolated devices.

Mr. Becke holds 11 patents and has published 16 papers dealing with semiconductor topics¹.

¹A list of Publications and Patents is included at the end of this thesis, following the bibliography.

VITA

ABSTRACT

Research and Development was done on gate turn-off devices. The aim was i) to improve turn-off capability without compromise of turnon, on-state, and useful temperature range, ii) to implement "safe" turn-off.

A) The dependence of the electrical device characteristics on cathode width for an optimized vertical structure was determined. Fall times of 100 to 200 nsec and risetimes of <400 nsec were simultaneously obtained for average current densities of 53 A/cm² @ T_j = 125° C. From spreading resistance analysis the fast t_r and t_f response is shown to be a consequence of proper Au-distribution in the active device volume.

From transient analysis it is concluded that for safe turn-off d^2i_A/dt^2 should never become positive during the fall phase, and that the differential turn-off gain should remain less than unity during the tail period. These requirements are realized by means of a voltage source with a series inductance as gate input for turn-off. As a result a switching capability of 1.56kW (resistive load) @ 75°C case temperature at 50kHz and with 97% device efficiency is obtained for a chip of 0.15cm².

B) Anode shorts for improvement of turn-off without the necessity of excessive lifetime reduction were also investigated. These shorts substantially reduce the turn-on sensitivity.

A Schottky barrier in series with the non-regenerative region, which parallels the thyristor section, restored the turn-on sensitivity at low temperatures while retaining the turn-off capability at high temperatures.

For 30A (\overline{J} = 200 A/cm²) turn-off @ +125°C the gate trigger current was \sim 10mA and 60mA @ -40°C for devices with Schottky barriers and without Schottky barriers, respectively.

C. The incidence of catastrophic failures due to filamentary burn-out was drastically reduced through introduction of a dynamic ballasting (defocusing) concept. This approach features a resistively ballasted cathode ($\sqrt{2}\Omega/s$ quare) with an insulated center, i.e., contacted only at the periphery.

Therefore, the formation of small area, high current density filaments is largely inhibited. Using this principle, device operation was extended from -20° C to $+125^{\circ}$ C for conventional devices, to a range from -60° C for sensitive turn-on ($I_{gt} = 300\mu$ A) to $+150^{\circ}$ C for safe turn-off @ $I_{T off(max)} = 8.5A$ ($J = 55A/cm^2$) for the ballasted devices.

PREFACE

The search for efficient electronic power switches has gained more and more importance during the last decade. Energy shortage and inflation have made it necessary to look for new technological solutions to provide devices for power conversion equipment that will be both more efficient and at the same time economical.

The Gate-Turn-Off thyristor, though known conceptionally since the early 60's, has in the past eluded attempts to make it a practical reality as a viable, useful electronic component.

The experimental work, subject of this thesis, was directed toward identification of the problems with this device, and to gain a better understanding, at least qualitatively, of the turn-off process.

Hopefully, the new concepts introduced to improve device performance have contributed toward advancement of the state-ofthe-art. The results, especially those obtained by the application of a Schottky barrier in series with anode shorts and the implementation of the dynamic ballasting principle, are very encouraging. They should provide an incentive for further investigations of GTOstructures and eventually lead to a complete understanding of phenomena related to this device, such that from a theoretical basis device performance and limitations can be predicted. I appreciate the help provided by Professor R. P. Misra of NJIT as my Thesis Advisor. I am also greatly indebted to Dr. M. H. Zambuto for the help and encouragement received over the years of my graduate studies, the doctoral program. My thanks also to Dr. K. S. Sohn and Dr. M. Natapoff for taking the time to critically read this dissertation.

I thank Messrs. H. Kressel, B. Hershenov, R. Denning, and D. Burke of RCA Corp., who made this work possible by providing facilities and funds.

Special thanks to Mr. J. Dean for his assistance with the device fabrication and to Messrs. E. McKeon and G. Guenther for their support with device characterization and measurements.

I acknowledge the great value of discussions related to this work I had with many of my colleagues, especially to Messrs. J. M. Neilson, K. P. Smith, R. Amantea, and R. Martinelli I extend my gratitude.

Thanks also to Mr. D. Russel of the Commercial Publications Dept. of RCA Solid State and Ms. A. Edwards of the Murray Hill Art Studio of Bell Laboratories for their expert help with the artwork.

Finally, I thank Messrs. A. R. Hartman and T. J. Riley of Bell Laboratories for their encouragement and supportive attitude.

Last but not least, I thank Mrs. R. Lepree for the fast and flawless typing of this manuscript.

To Friedl and Hans-Dieter

TABLE OF CONTENTS

••

Chapter		1	Page
PREFACE			ii
I.	INT	RODUCTION	1
	Α.	Thyristors and Transistors as Electronic Switches .	. 1
	в.	The Gate Turn-Off Thyristor (GTO)	3 ع
		1. Simple, First Order Observations	•3
		2. Qualitative, Two-Dimensional Considerations	. 6
		3. A Double Gate Layer, Shorted Anode GTO	.9
		4. Interdigitation, Series Schottky Barrier, and Dynamic Ballasting	11
II.	THE	ORY OF GATE TURN-OFF IN FOUR LAYER DEVICES	.14
	A.	A Two-Dimensional, Analytical Model	.14
		1. The Turn-Off Velocity	.16
		2. The Storage Time and Maximum Turn-Off Gain	24
		3. The Lateral Base Resistance and Maximum Turn-Off Anode Current	25
		4. The Fall Time	.27
	в.	A Two-Section, Charge Control Model	.29
		1. The Charge Control Concept	29
		2. The Junction Voltages	.30
		3. The Current Loop Equations	32
		4. The Computation Method	36
		5. Base Charges and Currents During Turn-Off	.37

v

III.	A H	IIGH	SPEED, HIGH VOLTAGE EPI-BASE STRUCTURE 41
	А.	Mot	ivation
	в.	Cho	cice of Vertical Structure
		1.	Gate Sheet Resistance
		2.	Minority Carrier Lifetime
	с.	Cho	ice of Horizontal Geometry (Interdigitation) 53
	D.	Pro	cess for Device Fabrication
	E.	Res	ults
		1.	Static Data
		2.	Major Test Conditions 63
		3.	Turn-On
		4.	Turn-Off Characteristics (General Waveforms)66
		5.	Influence of the Gate Series Inductance
		6.	Dependence on Cathode Width
		7.	Turn-Off Criteria and Current Densities
		8.	Influence of Negative Gate Bias and Temperature
		9.	Turn-Off For Varying Loads • • • • • • • • • • • 82
		10.	Switching Performance
		11.	Gold Distribution and Life Time
		12.	Power Switching Capabilities

.

•

IV.	SER	IES	SCHOTTKY BARRIERS AND DYNAMIC BALLASTING 101
	Α.	Ano	de Shorts and Schottky Barriers
		1.	Device Structure and Geometry
		2.	Turn-On With and Without Schottky Barriers
		3.	Turn-On Sensitivity and Turn-Off Capability
	в.	Dyna	amic Ballasting (Defocusing)
		1.	Defocusing Principle and Device Structure
		2.	Turn-Off With and Without Dynamic Ballasting
		3.	Summary of Results
v.	CON	CLUSI	ION
	Α.	Higł	n Speed-High Voltage Gate Turn-Off Device 124
	в.	Anoc	le Shorts and Schottky Barriers
	с.	Dyna	amic Ballasting (Defocusing)
API	PEND	IX A.	COMPUTER PROGRAM FOR PHOTO MASK SET GENERATION
APF	ENDI	хв.	PHOTO MASK SET FOR $3x3$ ARRAY OF GTO DEVICES 145
APF	ENDI	x c.	STATIC DATA FOR GTO'S WITH STANDARD CATHODE AND DYNAMICALLY BALLASTED CATHODE 153
BIE	LIOG	GRAPH	ΙΥ

••

LIST OF TABLES

•• •

.

Table	Page
3.1	Static Data for GTO Thyristor with Varying Cathode Width
3.2	Peak Current Density for GTO During Turn-Off
3.3	Components of Dissipated Energy/Cycle in µJoules for GTO (Device Type 3)
4.1	Effect of Resistive Cathode and Dynamic Ballasting (Defocusing) on GTO Temperature Behavior

. . .

viii

LIST OF FIGURES

•

Figur	e	Page
1-1.	GTO Th	nyristor
	l-la.	Schematic Four Layer Structure 4
	1-1b.	Composite NPN-PNP Structure 4
	1-1c.	Equivalent Transistor Circuit 4
	1-1d.	Loop Gain Diagram 4
1-2.	Turn-C	Off Process in Conventional GTO-Thyristor 8
	1-2a.	GTO-Thyristor in "On" State 8
	1-2b.	GTO-Thyristor During Turn-Off 8
	1-2c.	Lateral Voltage Drop - $V_G > V_G$ br 8
1-3.	Turn-C tanc	Off Process in GTO Structure with Low Resis- e, High Breakdown Gate Layer
	1-3a.	GTO-Thyristor with Buffer Area in "On" State 10
	1-3b.	GTO-Thyristor with Buffer Area During Turn-Off . 10
2-1.	Condit	ions for Turn-Off of a GTO
	2-1a.	Schematic Circuit Diagram
	2-1b.	Input Drive Function
	2-1c.	Output Response
2-2.	Electr Cath	on-Hole Plasma "Squeezed" Toward Center of ode During Turn-Off Process
2-3.	Model Thyr	for Deriving Turn-Off Parameters for a GTO Fistor (after D. Wolley ⁶⁶⁻¹)
	2-3a.	Two-Dimensional Arrangement
	2-3Ъ.	Electron Distribution in Z-Direction 18
	2-3c.	Form Function of Electron Distribution in X-Direction

Figur	e Page
2-4.	Storage Time vs. Turn-Off Gain (after D. Wolley ⁶⁶⁻¹)
2-5.	Input Current I _G and Output Current Response I _A as Function of Time for GTO-Thyristor During Turn-Off ⁷⁵⁻¹
2-6.	Thyristor Model for Definition of Charge Control Equation
	2-6a. Thyristor Element N
	2-6b. Two Transistor Equivalent
2-7.	Voltage vs. Charge for Cathode Junction J ₁ , or Anode Junction J ₃ (after M. Kurata) ⁷⁴⁻¹
2-8.	GTO Two-Section Model (after M. Kurata) ⁷⁴⁻¹
2-9.	Equivalent GTO-Thyristor Circuit for Two-Section Model (after M. Kurata) ⁷⁴⁻¹ Closing S ₁ Initiates Turn-Off
2-10.	Base Charges and Anode Current for Two-Section GTO-Thyristor Model During Turn-Off (After M. Kurata) ⁷⁴⁻¹
	2-10a. P-Base Charge and N-Base Charge vs. Time
	2-10b. Current Components vs. Time
3-1.	Comparison of Power Transistors and Thyristors as an Electronic Switch Showing Power Loss In "On" State
	J is Average Collector Current Density and Anode Current Density for Transistors and Thyristors, respectively
3-2.	Comparison of Power-Switching Capability with Respect to Cost as a Function of Frequency for Thyristors, GTO's, and Transistors

•• •

3-3.	Impurity Concentration Profiles for GTO-SCR Structures
	3-3a. Graded Base (double diffused)
	3-3b. Uniform Base (epitaxial)
	3-3c. Inverted Base (epitaxial; ion implanted and diffused)
3-4.	Rise Time t _r , Fall Time t _f , and "On" State Voltage vs. Sheet Resistance of (gated) P-Base ⁷⁵⁻¹
3-5.	Rise Time t _r , Fall Time t _f , and "On" State Voltage vs. Average Lifetime (Au Doping) tfor GTO Thyristor ⁷⁵⁻¹
3-6.	Test Array of GTO-Thyristors Having Varying Cathode Widths Clockwise from Upper Left: Test Pattern (Rectangular Cathode Sites) 1,2,3,4; Device (Tapered Cathode Fingers) 1,2,3,4
	Microphotograph of Section of Actual Device Wafer at "Define Cathode Area" Processing Stage (see Figure 3-7, Step 7, and Appendix B, Mask 03)54
3-7.	Basic Process Outline for Fabrication of High Speed, Epi Base GTO-Thyristor (3 pages)
3-8.	Two-Point Probe - Spreading Resistance Profile for High Frequency-Epi Base Structure 60
3-9.	Input-Output Waveforms for GTO Thyristor in Anode Load Configuration
3-10.	Turn-On Characteristic of High-Frequency GTO- Thyristor at 25°C and 125°C Device 1, 2, 3, and 4
	3-10a. Gate Turn-On Current $I_{GT} = f(t)$ Anode Load Current Response $I_A = f(t) \dots \dots$
	3-10b. $[I_{GT}, I_A] = f(t) \dots \dots$

•• •

·

xi

Page

3-11. Turn-Off Characteristics for High-Frequency GTO-Thyristor (Example of Waveforms) 67 Turn-Off for GTO-Thyristor $[I_A, I_{gq}] = f(t)$ with Gate Series Inductance L_{gs} as Parameter 3-12. Device Type 3 (4-mil Cathode)70 Turn-Off Behavior of GTO-Thyristor with varying 3-13. 3-14. Differential Turn-Off Gain (diA/digg) vs. Time for GTO Thyristors having different Cathode Widths under Identical Input and Output Conditions; showing safe Turn-Off for Device Types 2, 3, 4 (2, 4 and 8 mil cathode), respectively), and indicating Onset of Turn-Off Failure for Device Type 1 (20 mil Cathode). $V_{\rm D}$ = 200 V, $I_{\rm T}$ = 8 A, $V_{\rm goc}$ = -15 V, $L_{gs} = 4.6 \ \mu H$, T = 25°C (for I_A, I_{gg} = f(t),78 Turn-Off Behavior of GTO-Thyristor for Varying 3-15. Negative Gate Bias $[I_A, I_{gq}] = f(t), V_{goc}$ Parameter Device Type 3 (4-mil Cathode)80 Turn-Off for GTO-Thyristor dependent on 3-16. Fall Time for GTO-Thyristor as Function of (Open 3-17. Circuit) Gate-Source Voltage t_f = f(V_{goc}), $W_k = L_x$ as Parameter 2 = Device Type 2 (8-mil Cathode) 3 = Device Type 3 (4-mil Cathode) 3-18. Turn-Off Characteristics for GTO- Thyristor with

3-18. Turn-Off Characteristics for GIO-Thyristor with Varying Load Current. Input Source (V_{goc}, L_{gs} Kept Constant) [I_A, I_{gq}] = f(t), R_L Parameter Device Type 3 (4-mil Cathode)84

3–19.	Turn-Off Gain and Storage Time for GTO Thyristor with Varying Load Current Input Source (V _{goc} , L _{gs}) Kept Constant Device 3 (4-mil Cathode)
3-20.	Switching Performance of GTO Thyristor as Function of Temperature. Device 2 (8-mil Cathode) Conditions: $I_T = 8 \text{ A} = \text{constant},$ $V_D = 200 \text{ V}, L_{gs} = 4.6 \mu \text{H} \dots \dots$
	3-20a. Storage Time $t_s = f(T) \dots \dots$
	3-20b. Rise Time and Fall Time $[t_r, t_f] = f(T) \cdot \cdot \cdot \cdot 87$
3-21.	Switching Performance of GTO-Thyristor as Func- tion of Temperature. Device 3 (4-mil Cathode) Conditions: I _T = 8 A = constant, V _D = 200 V, L _{gs} = 4.6 µH
	3-21a. Storage Time $t_s = f(T) \dots \dots$
	3-21b. Rise Time and Fall Time $[t_r, t_f] = f(T) \dots 88$
3-22.	Switching Performance of GTO-Thyristor as Func- tion of Temperature. Device 4 (2-mil Cathode) Conditions: I _T = 8 A = constant, V _D = 200 V, L _{gs} = 4.6 µH
	3-22a. Storage Time $t_s = f(T) \dots \dots$
	3-22b. Rise Time and Fall Time $[t_r, t_f] = f(T)$. 89
3-23.	Peak Gate Current Required for Turning Off a GTO Thyristor as Function of Temperature and Negative Gate Bias Conditions: $I_T = 8 A =$ constant, $V_D = 200 V$, $L_{gs} = 4.6 \mu H$
	3-23a. I = f(T), V Parameter, 8-mil Cathode
	3-23b. Igqm = f(T), Vgoc Parameter, 4-mil Cathode
	3-23c. Igqm = f(T), V _{goc} Parameter, 2-mil Cathode

•

3-24.	Two-Point Probe Spreading Resistance Profile (C-D) through P ⁺ Gate showing Total Up Conversion of N ⁻ Region. (Insert shows Schematic of Cross Section and Probe Travel Pass)
3-25.	Two-Point Probe Spreading Resistance Profile (A-B) through N ⁺ Cathode Showing Partial Up Conversion of N ⁻ Region in Direction of P ⁺ Anode. (Insert shows Schematic of Cross Section and Probe Travel Pass)
3-26.	Comparison of Power-Switching Capability with Respect to Cost as a Function of Frequency for Thyristors, GTO's, and transistors (The cost Line at f = 50 kHz indicates where the GTO Type D3 would be in this graph for 400 V, 8 A operation using the data of Table 3-3) 99
4-1.	GTO Structure showing Anode Short (By-Pass Transistor) and Series Schottky Barrier aligned with Center of Cathode
4-2.	Geometry Overlay of Cathode and Anode Surface showing non-regenerative Center Region (Anode Short or Schottky Diode)
4-3.	VI Characteristics of GTO showing Difference in Turn-On for Device with Anode Short (G400-1, Left) and Device with Series Schottky Barrier (G400-8, Right)
4-4.	Turn-On Sensitivity as Function of Temperature for GTO with Anode Short (dashed line) and Series Schottky Diode (solid line)
4-5.	Maximum Turn-Off Capability for GTO as Function of Temperature
4-6.	Turn-Off Failure for GTO-SCR at Location Most Remote from Gate Contact
4-7.	Schematic of Epi-GTO featuring Resistive Cathode with Isolated Center to achieve Dynamic Ballasting (Defocusing)

•

xiv

Figure	Page
4-8.	Cathode Load Response $I_k = f(t)$ (Left), and Anode Current $I_A = f(t)$ (Right) for Epitaxial (N)PN ⁻ N(P ⁺) GTO-Thyristor with Std. Diffused Cathode Emitter (Top) and Resistive, De- focused Cathode Emitter (Bottom) T = 125°C, Vert. = 2A/Div, Hor. = 10 µs/Div
4-9.	Turn-Off Response for Epitaxial (N)PN-N(P ⁺) GTO in Cathode Load Circuit, $I_k = f(t)$ (Left), $I_A = f(t)$ (Right). Top Traces are for fully Metallized, Resistive Cathode; Bottom Traces are for Edge Metallized Defocused Cathode. T = 125°C, Vert. = 2A/Div, Hor. = 2 µs/Div
A-1.	<pre>Sample Plots Language Statement (Top) and Computer Generated Artwork (Bottom). The "Figure" numbers that Follow the Plots Statements (separated by semicolons) Correspond to Numbered Shapes on the Art- work (After B. J. Korenjak⁷⁴⁻¹)</pre>
A-2.	Computer Program (Plots Language) for Art- work Generation to Produce Photomask Set for 3x3 Array of GTO-Devices; Line 10-8020, 14 pages (see Appendix B and Figure 3-6) 131
B-1.	Photomask Set for Fabrication of 3x3 Array of GTO Test Geometries, Center Contains Diagnostics and Alignment Pattern. (For Dimensions and Use in Process See pp. 53-55, and 56-58, respectively)
C-1.	Static Data of Computer-Tested All-Epitaxial GTO- Thyristors. Lot 97E; Standard Cathode, $R_{sk} \sim 0.7\Omega /\Box$ (See Chapter IV, Table 4-1) 154
C-2.	Static Data of Computer-Tested All-Epitaxial GTO- Thyristors. Lot 97H; Implanted, Defocused Cathode, $R_{sk} \sim 20\Omega/\Box$

•

LIST OF SYMBOLS

..

•

Symbol	Description	Page of First Appearance
αl	Common base current gain of transistor 1, (NPN)	4
^α 2	Common base current gain of transistor 2, (PNP)	4
β1	Common emitter current gain of transistor 1, (NPN)	4
^β 2	Common emitter current gain of transistor 2, (PNP)	4
D _n	Diffusion coefficient	19
E _{A(t_{f1})}	Anode energy absorbed during fall time t _{fl}	97
$E_{A(t_{f2})}$	Anode energy absorbed during tail period t _{f2}	97
^E A(tr)	Anode energy absorbed during rise time interval	97
^E D(tot)	(Total) Absorbed energy per cycle	96
E _{G(t_{f1})}	Gate energy absorbed during fall time t _{fl}	97
E _{G(t_{f2})}	Gate energy absorbed during tail period t _{f2}	97
^E G(tr)	Gate energy absorbed during rise time interval	97
^E (on)	"On" state energy	97
Et(off)	(Total) Turn-off energy absorbed	97
^E t(on)	(Total) Turn-on energy absorbed	97
f	Frequency	98
^F D	Duty factor	96

xvi

Symbol	Description	Page of First Appearance
G gq	Turn-off gain	6
G _{gq(max)}	Maximum turn-off gain	24
GL	Loop gain	5
h _{FE}	DC-current gain (common emitter)	66
Θ	Thermal resistance	98
I _A	Anode Current	4
IA(max), IT off(max)	Maximum anode current that can be turned off	27
I _G	Gate current	4
Igt	Gate trigger current	50, 61
Igq	Gate current during turn-off	66
I _k	Cathode Current	15
T	"On" state current (forward conduction current)	on 50,82
Iz	z-component of current	20
J ₁	Gate-cathode junction	16
J ₂	Center (forward blocking) junction	16
J ₃	Anode (reverse blocking) junction	16
J z	z-component of current density	19
J _{z(max)}	Maximum Current Density	21
^J z(on)	(Average) On-state current density	21

....

.

xvii

Symbol	Description	Page of First Appearance
Lgs	Gate Series Inductance	68
L _n	Diffusion Length (minority carriers)	19
L _x	Cathode Width	18
Ly	Cathode Length	16
N, n	Donor (electron) dominated semiconductor region	4
N-, n-	Lightly doped N region	8,17
N ⁺ , n ⁺	Heavily doped N region	8, 17
n _A	(Absolute) acceptor concentration	47
N _D	(Absolute) donor concentration	47
ⁿ e	Electron concentration	18
P, p	Acceptor (hole) dominated semi- conductor region	4
P-, p-	Lightly doped P region	8,17
P ⁺ , p ⁺	Heavily doped P region	8, 17
P _D	Power dissipation	99
q	Electron charge	19
ΔQ	Charge in ∆x _b	22
Q _N ¹	Charge in Base	29
Q _{off}	Total charge in device volume during turn-off	11
Rg	Lateral gate resistance	25

••

¹ For definition of symbols in Pg. 29-40 Kurata's notation is strictly followed. Please turn to the defining Figures 2-6 and 2-10.

Symbol	Description	Page of First Appearance
R _G	Gate series resistance	15
R _i	Internal device resistance	14
^R L	Load resistance	14
^R sp, ^R □p	Gate (p-base) sheet resistance	48,51
ρ	Average gate (P-base) resistivity	25
t	Time	22
Т	Temperature	50
t ₁	Time instant at initiation of turn-	off 11
^t 2	Time instant at completed turn-off $(Q = 0)$	11
t _d	Delay time	
t _f	Fall time	15
t _{fl}	(Forced) Fall time to tail break	96
t _{f2}	Tail decay time constant	96
T _j	Junction temperature	98
t _{off}	(Total) Turn-off time	119
ton	(Total) Turn-on time	64
τ _{pA}	Hole life time in vicinity of anode	97
tp	P-base (Gate) transit time	48
t _{p(off)}	Duration of turn-off pulse	96
t _{p(on)}	Duration of turn-on pulse	96
^t r	Rise time	50 ,51
ts	Storage time	15

•

•

•

•

Symbol	Description	Pa First	age of Appearance
Т	Duration of period		96
τ _B 1	Minority carrier lifetime in base (Gate)		29
^T eff	Effective lifetime		19
τ _n	(Average) lifetime in N-base	50	,51
τ _p	(Average) lifetime in P-base (gate)	73
v _A	Anode Voltage		14
v _D	Anode supply voltage	50,	68
V _{DRXM}	(Maximum) forward blocking voltage with parallel gate- cathode resistor		61
V _{G br} , V _{Gk}	Gate-Cathode breakdown voltage		8
Vgoc	Gate source voltage		68
vs	Spreading velocity		66
v _T	On-state voltage (across anode- cathode), forward voltage drop		51
W p	(Gated) P-base width		16
×jl	Cathode-gate junction depth coordinate		47
^x j2	Center (forward blocking) junction depth coordinate	`	47
×j3	Anode (reverse blocking) junction depth coordinate		47
* _b	Transition coordinate (moving boundary during turn-off)		16
∆x _b	Transition region from "On" state to "Off" state		16

.

•••

I. INTRODUCTION

A. Thyristors and Transistors as Electronic Switches

Four layer semiconductor structures (i.e., NPNP or PNPN), generically known as thyristors, exhibit characteristics similar to those of gas thyratrons. They may be triggered from a high voltage blocking state ("off") into a high current state ("on") by means of a single pulse applied to the control electrode, the gate. Thus, we could consider this semiconductor structure the electronic switch analogous of the electro-mechanical, latching relay.

Once the four layer device is in the "on" state, it is self regenerative, and turn-off may be achieved only if the anode voltage is removed for a time, sufficiently long to cause the decay of conduction current below the "holding" level.

We may now compare the features for electronic switching of a transistor with those of a thyristor.

Transistors can be switched from the control electrode (base) into the "on" state with considerable power gain. For example: the drive power may be 1.5 watts, derived from a 50% duty cycle square wave input of 1.5 volts and 2.0 amperes. The load power may be 750 watts for a current of 10 amperes through a resistive load with a 150 volt supply voltage. Thus the power gain is 500. The drive power has to be supplied to the base during the entire "on" time. Turn-off (without regard to speed) is accomplished by simple interruption of the drive circuit.

1

Thyristors can be switched from the gate with even higher power gain, because the trigger current may be kept in the milliampere range and the output current is limited essentially by the load resistance. For example: The input energy for triggering may be 150×10^{-9} watt-seconds for a 1 milliampere, 1.5 volt input pulse lasting 100 microseconds. The load power may be 750 watts for a current of 10 amperes through a resistive load, switched at a rate of 1.0 kilohertz with 50% duty cycle from a 150 volt supply. Thus, the power gain is 1×10^7 , indeed very high.

A drive pulse is not required during the "on" time. Turn-off is accomplished by interruption of the load current, i.e., by means of commutation of this current through passive and active components of similar ratings than those specified for the actual power switch. Therefore, a considerable turn-off effort is required.

As we can see, the transistor is good for turn-on and poor for the "on" state when used as an electronic switch, while the thyristor is excellent for the "on" state and poor for turn-off, considering the same class of applications. Generally, transistors are more suitable for lower power and higher frequency operation, whereas thyristors are better employed when higher power output and lower frequency is called for.

2

B. The Gate Turn-Off Thyristor (GTO)

A desirable technical solution to an electronic switch would be, to have a device which combines the high frequency and/or high power capabilities of both transistors and thyristors, respectively, which can be switched "on" and "off" from the control electrode with a high power gain, and in addition does not need external drive power in order to remain in the "on" state.

Indeed, examination of the physics for four-layer structures and application of transistor theory indicates, that the realization of such a switch is possible. This switch is known as a Gate Turn-Off thyristor (GTO).

A device with turn-off capability from the gate was first described by J. M. Goldey, et al. $^{60-1}$ and R. H. vanLigten, et al. $^{60-2}$

The important points of the existing theory for GTO's will be presented in chapter II. However, some general, qualitative statements concerning the possibility of turn-off from the gate and the difficulties encountered are given here.

1. Simple, First Order Observations

The four layer structure of Figure 1-la may be considered as a composite of an NPN and a PNP structure interconnected as shown in Figure 1-lb. Thus, a two-transistor equivalent circuit can be constructed containing a complementary transistor pair in a feedback configuration as shown in Figure 1-lc. From the currents and gain





Figure 1-1. GTO Thyristor

Figure 1-1a. Schematic Four Layer Structure Figure 1-1b. Composite NPN-PNP Structure Figure 1-1c. Equivalent Transistor Circuit Figure 1-1d. Loop Gain Diagram

.

factors in this figure, we may show in Figure 1-1d the loop gain with the gate terminal included. From these, we obtain the following:

$$G_{L} = \beta_{1} \beta_{2} \frac{\alpha_{2} I_{A} + I_{G}}{\alpha_{2} I_{A}}$$
 1-1

where: $G_{T_i} = \text{total loop gain},$

 β_1 = common emitter current gain of transistor T_1 β_2 = common emitter current gain of transistor T_2 α_1 = common base current gain of the transistor T_1 α_2 = common base current gain of the transistor T_2 I_A = anode current, and I_G = gate current

The condition for "turn-on" is given when the value of the loop gain reaches unity. Thus, the device will switch into the conducting state

$$G_{L} = \beta_{1}\beta_{2} \frac{\alpha_{2} I_{A} + I_{G}}{\alpha_{2} I_{A}} \ge 1$$
1-2

Since the gain for any transistor initially increases with current to a peak value, once the product β_1 β_2 becomes unity, the device will remain "on" without a gate signal.

It is now apparent that the condition for "turn-off" is reached, if it is possible to reduce the loop gain by some means again to a value equal or less to unity. This can be accomplished by reversal of the gate current. Thus, for turn-off, the relation 1-2 for the loop gain G_I changes to

$$G_{L} = \beta_{1} \beta_{2} \frac{\alpha_{2} I_{A} - I_{G}}{\alpha_{2} I_{A}} \leq 1$$
1-3

We may now define a "turn-off gain" as the ratio of anode current in the "on" condition to the gate current necessary to reduce the loop gain to unity. Using equation 1-3 and the relation $\alpha = \beta/(\beta + 1)$ we get

$$\frac{I_{A}}{I_{G}/G_{L}=1} = G_{gq} = \frac{\alpha_{1}}{(\alpha_{1} + \alpha_{2}) - 1}$$
1-4

Equation 1-4 gives some qualitative guidance for the choice of the α 's. It can be seen that a high turn-off gain may be obtained for α_1 being close to unity if α_2 is kept small (i.e., ~ 0.2) at the same time. However, above discussion is only useful for explaining the basic concept of obtaining turn-off in an NPNP structure. Specifically, we have to take notice of the fact that any practical device is three dimensional, and variations in at least two dimensions have to be considered.

2. Qualitative, Two-Dimensional Considerations

The dynamic behavior of a two-dimensional model is described by E. D. Wolley⁶⁶⁻¹ in which he finds a relationship between turn-off gain and turn-off time under the assumption of a constant gate current during the turn-off phase. M. Kurata⁷⁴⁻¹ developed this two dimensional approach further using the charge control concept.⁵⁷⁻¹ This
CAD model assumes that in the expression for the (one dimensional) turn-off gain the α 's are constant.

In an actual device, however, the α 's are functions of current density, temperature, anode voltage, and spatial distribution, and a constant gate current can only be approximated. Furthermore, the turn-off process involves a continuously changing current distribution within the device. Thus, when considered from this point of view, the α 's become functions of time. Therefore, Equation 1-4 does not provide sufficient insight into the turn-off mechanism of a GTO.

In general, during the turn-off process the conducting electron hole plasma is deflected from an area close to the gate having the highest negative potential to the most remote area beneath the cathode with the least negative potential. Figure 1-2 illustrates this fact. In Figure 1-2a, we see the device in its "on-state" condition, conducting uniformly over the entire cathode area. Upon application of a negative bias to the gate, the plasma is "squeezed"⁶⁶⁻¹, ⁷⁴⁻¹ into a high current density filament as shown in Figure 1-2b. Resultant local heating will often cause hot spots and thus device failure. This phenomenon is similar to reverse second breakdown in transistors, ⁶⁷⁻¹, ⁷¹⁻¹ but generally more severe; because of the regenerative nature of this device, the current is restricted only by the external load resistance. Moreover, the negative gate current flowing through the lateral base resistance during turn-



Figure 1-2a. GTO-Thyristor in "On" State



Figure 1-2b. GTO-Thyristor during Turn-Off



Figure 1.2c. Lateral Voltage Drop— $V_G > V_G br$

Figure 1-2. Turn-Off Process in Conventional GTO-Thyristor

off will produce a voltage drop which may reach the gate-cathode breakdown voltage at a current smaller than that required for turn-off as shown in Figure 1-2c. Under this condition the turn-off voltage will not be sufficient to extinguish the remote filament. Therefore, turn-off cannot occur and the device fails.

3. A Double Gate Layer, Shorted Anode GTO

It is apparent from the analysis of the gate turn-off process that for a reliable gate turn-off the following basic features are desirable:⁷⁵⁻¹

- a. A low lateral resistance of the gated base region,
- b. A high breakdown voltage for the gate-cathode junction,
- c. A non-regenerative section (away from the gate contact) in which the final conducting filament will extinguish itself.

Figure 1-3 depicts a structure in which these essential features are incorporated. A low resistivity p-layer in the gated base provides the low lateral resistance while a higher resistivity p-layer on top, in contact with the cathode junction, assures a high gate-breakdown voltage. In addition, adjacent to the four layer section a nonregenerative section has been included away from the gate contact. The "on-state" condition is shown in Figure 1-3a. It is essentially the same as for the conventional structure. The by-pass current through the three layer NPN transistor section can be negligible with respect



Figure 1-3a. GTO-Thyristor with Buffer Area in "On" State



Figure 1-3b. GTO-Thyristor with Buffer Area during Turn-Off

Figure 1-3. Turn-Off Process in GTO Structure with Low Resistance, High Breakdown Gate Layer to normal rated anode current.¹⁾

Upon application of a negative bias to the gate, the plasma is again "squeezed" into a high density filament, as shown in Figure 1-3b. But now, current is deflected into the non-regenerative three layer section and cannot sustain itself. Further, the negative gate (base) current flows through the low resistivity base layer section, producing little lateral voltage drop, while independently the gatecathode breakdown voltage can be kept high. Thus, avalanching (as depicted in Figure 1-2c) is prevented. As a result, safe turn-off is implemented more readily.

4. Interdigitation, Series Schottky Barrier, and Dynamic Ballasting

A very essential characteristic, desirable for a GTO is to achieve turn-off at a low negative gate voltage.

For turn-off, charge only has to be removed in accordance with the general relation

$$Q_{off} = \int_{t_1}^{t_2} I_A(t) dt$$
1-5

where Q_{off} is the total charge in the device, t_1 is the time at the onset of the gate turn-off pulse, and t_2 is the instant at which the

¹This is true only for the case that the width of the cathode is large compared to the size of the shorting N region, see figure 1-3.

sum of the α 's is reduced to less than unity at every point within the entire structure, as required by equation 1-3. This process is basically independent of voltage. Thus, the importance of a high gate-cathode breakdown is diminished (feature b discussed in the previous section).

A design which is highly interdigitated or finely subdivided is obviously of advantage. It will minimize lateral sweepout times for minority carriers.

An investigation of the dependence of electrical characteristics on the geometry of a GTO-thyristor (mainly the width of the cathode for constant area) and an explanation of the behavior of such twodimensional devices is subject of chapter III.

In the course of this work it became apparent that although marked improvements in turn-off were achieved through interdigitation as well as a better understanding of the circuit-device interaction was obtained, the implementation of non-regenerative regions (feature c, sometimes described as "anode shorts" or "by-pass transistors") would greatly impair turn-on performance, especially at low temperatures. A unique concept was introduced by the author by adding a Schottky barrier in series with the bypass transistor to the GTO structure⁷⁹⁻¹ thus negating the adverse effects on turn-on while retaining the improved features for turn-off, independent of cathode width and cathode spacing. Chapter IV-A gives details about these experiments and analyzes the results. Still, there were burn-out spots due to high current density filaments in the center of the cathode observed. This led to the introduction of the principle of "defocusing" or "dynamic ballasting" ⁸⁰⁻¹.

Briefly, this method uses a slightly resistive cathode layer, the sheet resistance being closely controlled by ion implantation. The center of the cathode is insulated from the cathode metal. During the "on" state at nominal current densities, the vertical resistance is small and has little effect on the internal forward voltage drop. While the device is being turned off, however, the "squeezing" of current into a narrow, high current density filament is markedly impaired owing to the high lateral emitter resistance and related voltage drops which in turn debias the center of the cathode. Chapter VI-B deals with this aspect of preventing failures in GTO-structures.

II. THEORY OF GATE TURN-OFF IN FOUR LAYER DEVICES

The previous chapter described the condition for turn-off in an NPNP structure in a most general manner; i.e., in terms of the loop gain $G_L \leq 1$ (Equation 1-3) and the turn-off gain G_{gq} (Equation 1-4). However, it was pointed out that these formulae were of little practical value, because the current gains (α_1 and α_2) in an actual device are device geometry and time dependent which we call space-time dependent. Thus, at least, a dynamic two-dimensional model is required to explain physical happenings in the interior of the GTO-thyristor which may relate to the electrical characteristics observed at the terminals.

A. A Two-Dimensional Analytical Model

Duane Wolley⁶⁶⁻¹ proposed a two-dimensional, analytical model which contains several important features describing the turn-off for a four layer device.

In Figure 2-1a, the schematic for turn-off is depicted. Initially, the NPNP structure is conducting the current I_A being determined simply by the anode voltage V_A and the load resistance R_L (assuming the "on" resistance of the device $R_i << R_L$). A step function is applied to the gate (Figure 2-1b) by closing the switch in the gate lead; i.e., a negative potential at the base of the NPN transistor section will cause a negative gate current I_G to flow and tend to reverse bias the cathode-emitter to a value of $-V_G$. The output response is seen in Figure 2-1c.

14



Figure 2-1a. Schematic Circuit Diagram





- 1

Figure 2-1c. Output Response

Figure 2.1. Conditions for Turn-Off of a GTO

For the duration of the storage time t_s , the anode current remains essentially constant, the minority carrier electron-hole plasma is being "squeezed" toward the center of the device as shown in Figure 2-2. For the duration of the fall time t_f , the plasma density is being reduced by the gate current until the blocking junction J_2 comes out of saturation and the device turns off.

1. The Turn-Off Velocity

In order to obtain a quantitative evaluation for the storage time and fall time, the velocity with which the plasma is squeezed laterally toward the center of the cathode is determined.

The conditions are derived from the model in Figure 2-3. Here, the net rate of removal of minority carriers from an elemental volume $(\Delta x_b w_p L_y)$ at the boundary x_b , between the "on" and "off" region is considered; the center is taken as the origin (see Figure 2-3a). The cathode-emitter junction is reverse biased ("off") to the right of Δx_b , i.e., toward the gate with the negative potential applied. It is forward biased ("on") in the region to the left of Δx_b , i.e., toward the center of the emitter.

The gradient of the electron concentration in the "on" region is constant in the z-direction, pure diffusion is assumed for carrier transport across the N-base (see Figure 2-3b).





.



Figure 2-3. Model for Deriving Turn-Off Parameters for a GTO Thyristor (after D. Wolley⁶⁶⁻¹)

- Figure 2-3a. Two-Dimensional Arrangement
- Figure 2-3b. Electron Distribution in Z-Direction
- Figure 2-3c. Form Function of Electron Distribution in X-Direction

The removal of minority carriers at the boundary x_b is the gate current $I_G/2$ minus the electron diffusion current into the elemental volume in the x-direction, the magnitude of which is set by the slope $1/L_n$. L_n is defined as an effective diffusion length dependent on electric field, minority carrier lifetime, and ambipolar diffusion coefficient ($L_n = \sqrt{D_n \tau_{eff}}$). Reasonably, L_n is assumed to have the value of the diffusion length for minority carriers in the gated base. Thus, the carrier distribution in the x-direction (lateral) is of the shape f(x) as shown in Figure 2-3c.

The general expression for the minority carrier distribution in the gated base can now be written as

$$n(x,z) = n(x)f(x) \qquad 2-1$$

Note: The distribution is assumed constant in the y-direction over the length L_v , of the cathode stripe.

The current density in the z-direction is then according to the diffusion part of the minority carrier transport equations

$$J_z(x,z) = qD_n \frac{\partial n(x,z)}{\partial z}$$
 2-2

and with substituting Equation 2-1 into 2-2

$$J_{z}(x,z) = qD_{n}f(x) \frac{\partial n(z)}{\partial z}$$
 2-3

However, since the gradient across w_p is constant (Figure 2-3b)

$$\frac{\partial n(z)}{\partial z} = -\frac{n_e}{w_p}$$
 2-4

and

$$n(z) = -\int_{0}^{w_{p}} \frac{n_{e}}{w_{p}} \partial z = n_{e} \left(1 - \frac{z}{w_{p}}\right) \qquad 2-5$$

The electron distribution along x as shown in Figures 2-3 is

$$f(x) = \begin{cases} 1 & 0 < x \le x_b \\ e^{-(x-x_b)/L} & x_b < x \le \infty \\ e^{-(x-x_b)/L} & 0 < x \le \infty \end{cases}$$
 2-6

The cathode current is given by

$$I_{k} = 2I_{z} = 2L_{y} \int_{0}^{\infty} J_{z}(x,z) dx$$
 2-7

and using Equations 2-3, 2-4, and 2-6

$$I_{k} = -2L_{y} \left[\int_{0}^{x_{b}} qD_{n} \frac{n_{e}}{w_{p}} dx + \int_{x_{b}}^{\infty} qD_{n} \frac{n_{e}}{w_{p}} (e^{-(x-x_{b})L_{n}} dx) \right]$$
 2-8

The evaluated integral then assumes the form

$$I_{k} = -2L_{y}qD_{n}\frac{n}{w_{p}}(x_{b} + L_{n})$$
 2-9

An important consequence of Equation 2-9 is, that the highest electron concentration will occur in the completely "squeezed" state for $x_b = 0$ at the center of the emitter. The current density is then rising to

$$J_{z(max)} = J_{z(on)} \left(\frac{L_x}{L_n} \cdot \frac{I_A - I_G}{I_A} \right)$$
 2-10

where

$$J_{z(on)} = \frac{I_{k}}{L_{x}L_{y}}$$
 2-11

is the uniform current density throughout the active device area in the "on" state prior to initiation of "turn-off".

For the determination of the lateral diffusion current into the elemental volume $(\Delta x_b w_p L_y)$ we set

$$I_{x}(x_{b}) = L_{y} \int_{0}^{w_{p}} J_{x}(x_{b},z)dz$$
 2-12

where $J_{\rm v}$ is similarly determined as in Equation 2-2

$$J_{x}(x_{b},z) = qD_{n} \frac{\partial n(x,z)}{\partial x}$$
 2-13

evaluated at $x = x_b$ yields as seen from Figure 2-3c and condition 2-6

$$J_{x}(x_{b},z) = qD_{n} n(z)f'(x_{b}) = qD_{n} n(z) (-\frac{1}{L_{n}})$$
 2-14

Now, the electron distribution in the z-direction can be substituted from Equation 2-5, which allows Equation 2-12 to be written as

$$I_{x}(x_{b}) = -L_{y}q \frac{D_{n}}{2L_{n}} n_{e} \int_{0}^{w_{p}} (1 - \frac{z}{w_{p}}) dz$$
 2-15

$$=-L_{y}q \frac{D_{n}}{2L_{n}} n_{e}w_{p}$$

The minority carrier charge within the elemental volume is given by

$$\Delta Q = -L_{y}q\Delta x_{b} \int_{0}^{w_{p}} n(x,z)dz \qquad 2-16$$

assuming $f(x) \sim f(x_b) = 1$ throughout Δx_b , n(z) may be again substituted from Equation 2-5 resulting in

$$\Delta Q = -L_y q n_e \Delta x_b \frac{w_p}{2}$$
 2-17

Finally, the net change of charge in the elemental volume with time is the sum of the (conventional) diffusion current $I_x(x_b)$ and the gate current $I_G/2$, i.e.,

$$\frac{\Delta Q}{\Delta t} \approx I_{x} + \frac{I_{G}}{2}$$
 2-18

Substituting Equations 2-15 and 2-17 into Equation 2-18 gives

$$-L_{y}qn_{e} \frac{\Delta x_{b}}{\Delta t} \left(\frac{w_{p}}{2}\right) = -L_{y}q \frac{D_{n}}{2L_{n}} n_{e}w_{p} + \frac{L_{G}}{2}$$

then solved for $\Delta x_{\rm b}^{\rm At}$ is

$$\frac{\Delta \mathbf{x}_{\mathbf{b}}}{\Delta \mathbf{t}} = \frac{\mathbf{D}_{\mathbf{n}}}{\mathbf{L}_{\mathbf{n}}} - \frac{\mathbf{I}_{\mathbf{G}}}{\mathbf{L}_{\mathbf{y}} q \mathbf{n}_{\mathbf{e}} \mathbf{w}_{\mathbf{p}}}$$
 2-19

An explicit expression for the turn-off velocity is obtained by solving Equation 2-9 for the electron concentration at the cathode emitter edge (z=0) and substituting it into Equation 2-19; with $\Delta x_h \neq 0$ we obtain

$$\frac{dx_{b}}{dt} = \frac{D_{n}}{L_{n}} + \frac{I_{G}}{I_{k}} \left(\frac{2D_{n}}{w_{p}^{2}}\right) (x_{b} + L_{n})$$
 2-20

The cathode current during turn-off is

$$I_{k} = I_{A} - I_{G}$$
 2-21

and the transit time for carriers through the base can be expressed as

ð. - - -

$$t_{p} = \frac{w_{p}}{2D_{n}}$$
 2-22

· • • · · ·

further, with the turn-off gain as defined in Equation 1-4

$$G_{gq} = \frac{I_A}{I_G}$$
 2-23

we can write Equation 2-20 as follows

$$\frac{\mathrm{dx}_{\bar{b}}}{\mathrm{dt}} = \frac{\mathrm{x}_{\bar{b}} + \mathrm{L}_{n}}{\mathrm{t}_{p} (\mathrm{G}_{gq} - 1)} + \frac{\mathrm{D}_{n}}{\mathrm{L}_{n}}$$
 2-24

2. The Storage Time and Maximum Turn-Off Gain

The storage time t_s is essentially the time it takes to squeeze the electron-hole plasma from its original uniform flow through the entire device cell of length L_y and width L_x into a filamentary line of width $2L_n$. One can therefore integrate equation 2-24 in x between the limits $L_x/2$ and L_n ,

$$-\int_{0}^{t_{s}} dt = t_{p} (G_{gq}-1) \int_{L_{x}/2}^{L_{n}} \frac{dx_{b}}{x_{b}+L_{n}-t_{p}(G_{gq}-1)D_{n}L_{n}}$$
 2-25

which results in

$$t_{g} = t_{p}(G_{gq}-1) \ln \frac{\left(\frac{2L_{x}L_{n}/w_{p}^{2}}{(4L_{n}^{2}/w_{p}^{2}) - G_{gq}+1}\right)}{\left(\frac{4L_{n}^{2}}{w_{p}^{2}} - G_{gq}^{2}+1\right)}$$
 2-26

The storage time t_s approaches infinity when the denominator of the logarithmic term in Equation 2-26 goes to zero, i.e., we obtain for the maximum turn-off gain

$$G_{gq(max)} = \frac{4L_n^2}{w_p^2} +1$$
 2-27

Equation 2-26 can be used to calculate the storage time as a function of turn-off gain. The results of such calculations are depicted in Figure 2-4 using the lateral diffusion length L_n as parameter. As can be seen, the storage time is a strong function of the turn-off gain. It should be noted that this turn-off gain is set by the external input circuit and output circuit conditions (see Figure 2-1a) and is limited by the internal device impedance. The turn-off gain of the one-dimensional device (i.e., in the "squeezed" state) is still governed by Equation 1-4. Thus, it is apparent that the smaller of the two values, which is obtained from either Equation 1-4 or Equation 2-27, becomes the limiting gain.

3. The Lateral Base Resistance and Maximum Turn-Off Anode Current

The lateral gate current $I_{\rm G}$ during turn-off causes a voltage drop along the cathode emitter junction. This voltage drop may reach the cathode-gate breakdown voltage as observed by van Ligten and Navon⁶⁰⁻¹ and limit the allowable current to be turned off. For the device model of Figure 2-3a the maximum lateral gate resistance is experienced when the "on" region is reduced to its minimum width of $2L_n$. Thus, this lateral gate resistance beneath the half width $L_x/2$ of the cathode emitter is determined as

$$R_{g} = \overline{\rho}_{P} \frac{\frac{L_{x}}{2} - L_{n}}{\frac{w_{p}L_{y}}{w_{p}L_{y}}}$$
 2-28

25



Figure 2.4. Storage Time vs. Turn-Off Gain (after D. Wolley⁶⁶⁻¹)

where $\bar{\rho}_{p}$ is the average resistivity of the unmodulated, active gate region. Because of the restriction (see Figure 1-2c)

$$\frac{I_G}{2} R_g < V_G br \qquad 2-29$$

where $V_{G\ br}$ is the gate-cathode breakdown voltage, there exists an upper limit for the anode current that can be turned off. With the assumption that $(L_x/2)>>L_n$ it then follows from Equations 2-23, 2-28, and 2-29, that

$$I_{A(max)} = \frac{4 G_{gq} V_{Gbr} W_{p} L_{y}}{\overline{\rho}_{p} L_{x}}$$
 2-30

4. The Fall Time

The fall time is determined by the time required to remove the charge from the volume of the device after the center junction comes out of saturation and becomes reverse biased. The negative gate current aids the removal of carriers, the time constant is short as for transistors with negative base drive. However, the charge in the ungated base (N^-) section must either drift or diffuse to the center junction and be collected there, or recombine with majority carriers. It then follows that there is generally a second time constant associated with the turn-off of a GTO thyristor. This second time constant it is a function of the lifetime of minority carriers in the ungated base⁷⁵⁻¹. An example for the output current-input current response with time is given in Figure 2-5.



Figure 2.5. Input Current I_G and Output Current Response I_A as Function of Time for GTO-Thyristor During Turn-Off⁷⁵⁻¹

,

B. A Two-Section, Charge Control Model

1. The Charge Control Concept

Mamuro Kurata⁷⁴⁻¹ developed a CAD-model for turn-off using the charge control approach. This procedure was originally described by Beaufoy and Sparks⁵⁷⁻¹ for transistors, and later applied by Davies and Petrucella⁶⁷⁻² to thyristors. Here, the basic idea is to take the current continuity equation, for example, as given below in one dimension for an NPN transistor

$$\frac{\partial I}{\partial z} = q \frac{\partial n(z)}{\partial t} + q \frac{n(z)}{\tau_B}$$
 2-31

and integrate it across the base, i.e., between the limits z = 0 and $z = W_{p}$, after multiplying both sides by ∂z . The result is

$$I_{B} = \frac{d Q_{N}}{dt} + \frac{Q_{N}}{\tau_{B}} .$$
 2-32

Thus, in equation 2-32 for the base current I_B the carrier density n(z) as a variable is now replaced by the total excess charge Q_N in the base, its spatial distribution does not enter.

Equation 2-32 may be adapted to a thyristor element N, such that the charge control conditions describe the carrier dynamics in the vertical (z) direction. Adjacent elements, laterally interconnected by appropriately modeled base resistances to include conductivity modula-tion, can then be used to set up a two-dimensional, numerical simulation for turn-off.

However, let us first consider the four layer structure of Figure 1-la and 1-lb and label the currents as shown in Figure 2-6. The resultant expressions for the NPN transistor section and PNP transistor section are in accordance with Equation 2-32

$$I_1(N+1) - I_1(N) + I_{C2}(N) = \frac{d Q_1(N)}{dt} + \frac{Q_1(N)}{\tau_{B1}}$$
 2-33

and

$$I_2(N) - I_2(N+1) + I_{C1}(N) = \frac{d Q_2(N)}{dt} + \frac{Q_2(N)}{\tau_{B2}},$$
 2-34

respectively.

For the numerical treatment of the turn-off process, Equations 2-33 and 2-34 assume different forms as the thyristor element N transits from the saturation condition, in the "on-state", through the nonsaturation phase, where both transistors are in the active region, into the depletion state. For mathematical details and assumptions we refer to M. Kurata's original treatment⁷⁴⁻¹.

2. The Junction Voltages

Next, "some relations must be assumed between the base charges Q(N)and the junction voltages $V_j(N)$, to obtain a self-consistent device model". For the cathode junction J_1 during the conducting state a low, constant voltage is assumed. During reverse blocking, however, a depletion layer is formed. This depletion layer can be interpreted as a negative charge, the voltage developed across being proportional to the total number of fixed charges, the junction capacitance is assumed constant.







Figure 2-6b. Two Transistor Equivalent

Figure 2-6. Thyristor Model for Definition of Charge Control Equation Therefore, plotting $V_{j1} = f(Q_1)$ results in two asymtotes. $V_{j1} = V_{j10} =$ constant for positive Q_1 , and $V_{j1} = (Q_1/C_{j1}) + V_{j10}$ for negative Q_1 as depicted in Figure 2-7. The actual dependence of V_j on Q is then obtained from a curve fitting method such that the requirement $V_j \neq 0$ for $Q \neq 0$ is met. The result can be expressed as

$$v_{j1}(N) = \frac{Q_1(N)}{2C_{j1}(N)} + v_{j10}(N) - \sqrt{\left(\frac{Q_1(N)}{2C_{j1}(N)}\right)^2 + v_{j10}^2(N)}$$
 2-35

which is also plotted in Figure 2-7.

The relation for the anode junction $V_{j3}(N)$ is of the same form.

$$v_{j3}(N) = \frac{Q_2(N)}{2C_{j3}(N)} + v_{j30}(N) - \sqrt{\left(\frac{Q_2(N)}{2C_{j3}(N)}\right)^2 + v_{j30}^2(N)}$$
 2-36

The voltage across the center junction can be expressed as

$$V_{j2}(N) = \sqrt{\left(\frac{f(N)}{2C_{j2}(N)}\right)^2 + V_{j20}^2(N) - \frac{f(N)}{2C_{j2}(N)}}$$
 2-37

where f(N) has the dimension of a charge consisting of two parts, an injection component during conduction, represented by the product of a current and a transit time, and a depletion charge, given by the product of a capacitance and voltage. Again, for details we refer to Ref. 74-1.

3. The Current Loop Equations

Finally, the loop equations are set up. The device structure shown in Figure 2-8 is subdivided into two sections and can be represented by an equivalent schematic as is shown in Figure 2-9.



Figure 2-7. Voltage vs. Charge for Cathode Junction J₁, or Anode Junction J₃ (after M. Kurata)⁷⁴⁻¹



Figure 2-8. GTO Two-Section Model (after M. Kurata)⁷⁴⁻¹



Figure 2-9. Equivalent GTO-Thyristor Circuit for Two-Section Model (after M. Kurata)⁷⁴⁻¹ Closing S₁ initiates Turn-off

The loop equations are thus

$$V_{j1}(1) = -V_{GCS} + [R_{B1}(1) + R_G] I_1(1)$$
 2-38

$$V_{j1}(2) = V_{j1}(2) + R_{B1}(2)I_{1}(2)$$
 2-39

$$v_{j2}(2) + R_{B1}(2)I_{1}(2) = v_{j2}(1) + R_{B2}(2)I_{2}(2)$$
2-40
$$v_{j1}(1) + v_{j2}(1) + v_{j3}(1) + R_{A}(1)I_{A}(1) + R_{L}[I_{A}(1) + I_{A}(2)]$$
2-41
$$= v_{ACS}$$
2-41
$$v_{j1}(2) + v_{j}^{2}(2) - v_{j}^{3}(2) + R_{A}(2)I_{A}(2) + R_{L}[I_{A}(1) + I_{A}(2)]$$
2-42

Equations 2-33 to 2-42 are the basis for a thyristor model, the turn-off behavior of which may be calculated by a numerical approach.

4. The Computation Method

For the numerical solution we first choose the appropriate form of the charge control equations 2-33 and 2-34, dependent whether the device section considered is in saturation, the active transistor mode, or in reverse bias, i.e., in the depletion state. Then, the expressions for the junction voltages in equations 2-35, 2-36 and 2-37 are substituted into equations 2-38 and 2-41 for N = 1, and in equations 2-39, 2-40, and 2-41 for N = 2, respectively. Therefore, a total of 9 equations with 9 variables has to be solved simultaneously for this two-section model¹.

Because the charges as well as the currents are non-linear, an iterative scheme (Newton-Raphson's principle) is utilized, i.e., the variables $Q_1 \sim I_2$ are replaced by $(Q_1 + \delta Q_1) \sim (I_2 - \delta I_2)$ etc. The result is a system of linear equations containing the variables $\delta Q_1(1)$, $\delta Q_1(2)$, $\delta Q_2(1)$, $\delta Q_2(2)$, $\delta I_A(1)$, $\delta I_A(2)$, $\delta I_1(1)$, $\delta I_1(2)$, and $\delta I_2(2)$, the solution of which can be obtained by application of the Gaussian elimination method. This set of solutions is valid for one instant of time, and is repeated at suitably spaced intervals until $I_A \neq 0$. The steady state solution, i.e., $dQ_1(N)/dt = 0$ and $dQ_2(N)/dt = 0$ in equations 2-33 and 2-34, provides the initial conditions for the transient solutions.

5. Base Charges and Currents During Turn-Off

We will now look at an example for turn-off. The intention is not to discuss the validity of the quantitative values obtained, but rather to observe the relative distribution of charges and currents as a function of time in both device sections.

Necessary input parameters are the doping profile, lateral dimensions of the device structure, lifetimes in the base regions τ_{B1} and τ_{B2} , anode and source voltages V_{ACS} and V_{GCS} , and the external resis-

¹For a model containing M sections, a total of (5M-1) simultaneous equations must be solved.

tances R_L and R_G .

For a typical triple diffused thyristor profile as shown on the right hand side of Figure 2-8 the surface concentrations and vertical dimensions are: $C_{\rm NE} = 4 \times 10^{21}$, $C_{\rm PB} = 3 \times 10^{18}$, $C_{\rm NB} = 2 \times 10^{14}$, $C_{\rm PE} = 3 \times 10^{18} (\rm cm^{-3})$, and $W_{\rm NE} = 10$, $W_{\rm PB} = 40$, $W_{\rm NB} = 150$, $W_{\rm PE} = 30(\mu)$, respectively.

The lifetime in the P-base is assumed $\tau_{\rm B1}$ = 5µs, whereas in the N-base $\tau_{\rm B2}$ = 2.5µs.

For lateral dimensions the following values are chosen (see Figure 2-8): $h_c = 200$, $h_G = 200$, $h_{CG} = 100(\mu)$ and the length of the device is $h_L = 4000\mu$. Further, $V_{ACG} = 200V$, $V_{GCS} = 10V$, $R_L = 250\Omega$, and $R_G = 100\Omega$.

Assuming for the collector time constants the low injection value

$$\tau_{\rm C} = 2\tau_{\rm B} \left[\sinh^2 \left(\frac{W_{\rm B}}{2L_{\rm B}} \right) \right] , \qquad 2-43$$

the one dimensional turn-off gain can be determined from

$$G_{gq} = \frac{1 + \tau_{C2}/\tau_{B2}}{1 - (\tau_{C1}/\tau_{B1})(\tau_{C2}/\tau_{B2})}$$
 2-44

which can be shown to be identical to Equation 1-4.

Using the given input data and a turn-off gain of 10 we obtain the results plotted in Figure 2-10. Figure 2-10a shows the base charges. We notice, the excess charge in the P-base $Q_1(1)$ of section 1 is extracted fast, i.e., the N-emitter is shut off in this region. The



Figure 2-10b. Current Components vs. Time



Figure 2-10a. P-Base Charge and N-Base Charge vs. Time

Figure 2-10. Base Charges and Anode Current for Two-Section GTO-Thyristor Model during Turn-off (After M. Kurata)74-1 charge in the N base $Q_2(1)$ is swept out into Section 2. Indeed $Q_2(2)$ increases initially and $I_{j2}(2)$, the current through the center junction of this section, is larger than the anode current $I_A(2)$ throughout the turn-off phase as seen in Figure 2-10b. Most of the anode current $I_A(1)$ injected into section 1 flows laterally to the center of section 2.

The important feature to notice is that, while the total anode current I_A remains constant, the current in section 2 increases appreciably, and peaks about the time $Q_1(1)$ vanishes. <u>This phenomena</u> <u>very clearly demonstrates the "squeezing" of the conduction area into a</u> <u>filament</u>, similarly as assumed for D. Wolley's analytical model⁶⁶⁻¹. In Kurata's approach, the charge in the N-base and conductivity modulation is included, however. Further, the time-dependent current wave form $I_A(t)$ by and large resembles that seen for actual devices, although a pronounced recombination tail (see Figure 2-5) is not produced¹.

¹Of interest here is a one-dimensional analysis of turn-off phenomena by M. Naito et al ⁷⁹⁻³. In this analysis an exact numerical solution of a full set of semiconductor equations including high injection effects is used and turn-off waveforms can be remarkably well simulated. Though this one-dimensional model does provide "a great deal of insight into the device's operation", it does not lend itself to aid in solving problems concerning current filamentation, and device failures due to excessively high local current densities during turn-off.

²D'yakonov and Levinshtein⁸⁰⁻² have made calculations "of the maximum value of the density of minority carriers in a filament and of their spatial distribution as a function of the turn-off gate current". Their theory ignores injection during the turn-off process, i.e., in Equation 1-5, the total charge Q_{off} would be $Q(t_1)$, no further charge is added. A reference to time is absent. Thus, standing filaments, heating and burn-out failure cannot be predicted. Yet, the treatment in 80-2 points toward filament formation in support of Wolley's and Kurata's theories.

III. A HIGH SPEED, HIGH VOLTAGE EPI-BASE STRUCTURE

Progress in semiconductor technology and process control have made it possible to obtain reasonably tight tolerances for the physical parameters of multilayer semiconductor structures. Also, the possibility to use the digital computer for the artwork generation of photomasks have made it feasible to produce multiple patterns of different devices, side by side, on the same wafer. These facts were applied to investigate the dependence of the electrical characteristics for vertically identical GTO structures as a function of the horizontal geometry. They are described in this chapter in some detail.

A. Motivation

In the introduction it was mentioned that it would be desirable to combine the features of a transistor and a thyristor for obtaining an electronic switch offering advantages over either types of these conventional devices. The incentive to investigate such a transistorthyristor hybrid becomes apparent by considering the internal loss, i.e., the power dissipation of a device chip as a function of the average current density.

Figure 3-1 illustrates the general trend. In this figure we observe two bands of rising power dissipation, one for transistors the other for thyristors, intersecting each other.

In particular, transistors have small losses at low current densities. The dissipation rises rapidly for average collector current densities exceeding 30A/cm².

¹A summary of preliminary results is presented in Reference 77-2.



Figure 3-1. Comparison of Power Transistors and Thyristors as an Electronic Switch showing Power Loss in "On" State

4

J is Average Collector Current Density and Anode Current Density for Transistors and Thyristors, respectively
It is obvious that for high voltage transistors the dissipation is more severe (left hand border of the region) than for low voltage types (right hand border). High voltage transistors have a relatively thick, high resistivity region. Base widening occurs and a pronounced quasisaturation characteristic causes a marked increase of the collector saturation voltage and a rapid current gain fall-off. It should be noted that considerable base (drive) dissipation is added to the collector loss at high current densities, above 50A/cm².

In contrast, thyristors have some initial dissipation at low current densities because of the additional voltage drop due to the anode junction (0.7 to 0.9 volts for silicon). However, the internal voltage drop remains low as the current density is increased. The power dissipation for thyristors crosses the transistor regions in the neighborhood of 20 to 100A/cm^2 and then remains below that for higher current densities. The reason for this lower dissipation is of course the conductivity modulation of the high resistivity active regions due to electron-hole injection, and the absence of any gate dissipation in the conducting state due to the regenerative property. Further, it should be pointed out that because of the conductivity modulation, the power dissipation for thyristors is relatively independent of the (blocking) voltage capability.

The losses are effected by the minority carrier lifetime, however. For the on-state, the smaller the lifetime the greater the losses. For high lifetimes, where diffusion is the major carrier transport mechanism, the lower limit of the dissipation region is approached. This fact applies to low frequency devices as indicated in Figure 3-1.

For high frequency devices the lifetime has to be decreased in order to minimize switching losses, for instance, through deliberate introduction of minority carrier traps by means of gold diffusion⁶⁶⁻², ⁷²⁻¹. Then, carrier transport is partially aided by a drift field, at the expense of an additional voltage drop. Thus, a higher dissipation results during the on-period, and the upper boundary of the thyristor region in Figure 3-1 is approached.

We may conclude from the foregoing discussion and Figure 3-1 that for operating a switch above average chip current densities of $50A/cm^2$ with low on-state dissipation a thyristor-like structure is mandatory.

Figure 3-2 attempts to compare the power switching capability with respect to device cost $(VA/\$)^1$ as a function of the frequency for a switch mode power supply using either thyristors or transistors.

We observe that it is possible to switch about 30,000 volt amperes per dollar with thyristors. However, applications are in general limited to low frequencies. Expensive, bulky components, including

¹It should be noted that the boundaries designating the VA/\$ regions for thyristors and transistors were arrived at by taking the performance data and the sales price (100-999 quantities) for a large number of commercial and industrial devices from various manufacturers several years ago, and assuming arbitrarily a 40% margin. Though the price structure may have changed since that time, the relative relation is still valid.



Figure 3-2. Comparison of Power-Switching Capability with Respect to Cost as a Function of Frequency for Thyristors, GTO's, and Transistors

Ð

•

additional active devices for commutation are required. This results in excessive weight and high cost for the total system.

On the other hand, transistors will allow switching at higher frequencies. Yet, the device geometries are more complicated, voltages are limited, dissipation becomes a problem, as shown in Figure 3-1 before. A switching capability of about 1200 volt amperes per dollar is feasible at a frequency of 50kHz according to the transistor performance curve in Figure 3-2. There are fewer circuit elements necessary, and they are lighter and less expensive. The total system is simpler and cheaper, but the attainable volt ampere product per dollar is small. Therefore, very high power conditioning equipment usually employs thyristors operating at low frequencies, while small power supplies can be made with simple transistor circuits.

Again, a gate turn-off device suggests itself as an economical solution to improved performance. A higher power switching capability should be obtained approaching that of thyristors at frequencies similar to those realized with transistors as indicated by the dashed curve in Figure 3-2. A GTO can be controlled for turn-off as well as for turn-on from the gate electrode without commutating the output current and removal of the output voltage, making possible comparable circuit simplicity as for transistors.

B. Choice of Vertical Structure

For the design of the vertical structure of a GTO choices and compromises as are valid for transistors and thyristors have to be applied. The impurity profile comprises the superposition of the donor and acceptor concentration achieved by means of multiple diffusion steps, epitaxial crystal growth, and the initial, high resistivity starting material.

1. Gate Sheet Resistance

Of paramount importance for a GTO is a low lateral resistance of the active, gated base region (see Figure 1-2c, pp. 8, and Equation 2-30, pp. 27) while maintaining a reasonably high gate-cathode breakdown voltage. The various options are depicted in Figure 3-3.

Figure 2-3a shows the conventional double diffused profile of the gated NPN section in terms of absolute donors and acceptors shown at left, and the resulting net impurity profile shown to the right. The gate conductivity as well as the gate breakdown voltage are very sensitive to variations of x_{j1} . Because of the graded base having a rapid concentration fall-off and high value at the intersection where $|N_A| = |N_D|$, one obtains usually a high base sheet resistance R_{sp} and a low breakdown voltage V_{Gbr} .

Figure 3-3b shows an epitaxially grown gate layer and a diffused cathode, resulting in a "quasi" uniform base. Here, the dependence of gate sheet resistance and breakdown voltage on variations of x_{j1} is less pronounced. Also, assuming the same base width $(x_{j2}-x_{j1})$ as for the illustration of Figure 3-3a, the square profile and a lower concentration crossover allow for a decrease in gate resistance and an increase in breakdown voltage.



Figure 3-3a. Graded Base (double diffused)



Figure 3-3b. Uniform Base (epitaxial)

.



Figure 3-3c. Inverted Base (epitaxial; ion implanted and diffused)

Figure 3-3. Impurity Concentration Profiles for GTO-SCR Structures

Finally, Figure 3-3c shows the case where initially a precise amount of gate impurities is implanted into the substrate. Then, a diffusion followed by an epitaxial deposition of a high resistivity portion forms a double gate layer (see also Figure 1-3, pp. 10). We may easily recognize that here the gate sheet resistance and breakdown voltage are very insensitive to variations of x_{j1} , provided the crossover remains in the high resistivity portion. For this inverted base profile gate sheet resistance and breakdown voltage are virtually independent.

A thorough investigation of this structure yielded excellent results for GTO's having a wide cathode (>20 mils) and a high gate breakdown voltage (>70 volt)⁷⁵⁻¹. However, the current gain of the NPN section is a rather strong function of the inverted profile. Further, if a low gate turn-off voltage (<30 volts) is one of the (circuit) requirements, the advantage offered by the inverted base concept is largely lost.

Therefore, the uniform base profile of Figure 3-3b emerges as the best compromise and was chosen for the experiments reported on.

The absolute value and importance of a close control of the gate sheet resistance is apparent from the variation of the main electrical characteristics such as the risetime, fall time, and forward voltage drop on this parameter, as is explicit from the data plotted in Figure $3-4^{75-1}$. A change of $\pm 20\%$ in gate sheet resistance brings about a twofold change for these electrical characteristics, the lifetime in the N-base being kept constant. In particular, the data given in Figure 3-4 apply to a lifetime $\tau_n \sim 1.2$ microseconds and a gate sheet

49



Figure 3-4. Rise Time t_r, Fall Time t_f, and "On" State Voltage vs. Sheet Resistance of (gated) P-Base⁷⁵⁻¹

•

,

resistance $R_{sp} \sim 180 \text{ ohms/square}^1$ for $t_{r(25)} = t_{f(125)}$, where $t_{r(25)}$ is the risetime at 25°C and $t_{f(125)}$ is the fall time at 125°C.

2. Minority Carrier Lifetime

The second physical parameter with great influence on the electrical behavior of a GTO is the minority carrier lifetime, specifically the hole lifetime in the wide N-base. In Figure 3-5 we have plotted the rise time t_r , fall time t_f and the forward voltage drop V_T as a function of the average lifetime τ_n in the N-base over a range of 0.8 to 1.4 microseconds, again the gate sheet resistance being kept constant⁷⁵⁻¹. The adjustment of τ_n was achieved by varying the conditions for the gold diffusion⁶⁶⁻², 72-1, 75-1</sup>. Other means of lifetime control, such as using platinum⁷⁵⁻², 76-1 or employing electron and gamma irradiation⁷⁷⁻³ were not considered in this study.

It is of course desirable to keep the lifetime low in order to minimize the "tail" in the turn-off phase (see Figure 2-5). However, the lower limit is dictated by the affordable rise time t_r and forward voltage drop V_T . A value for τ_n in the order of 1.0 microsecond, corresponding to a gold diffusion time of 2.0 hours at a temperature of 850°C, appeared to yield a reasonable optimum.

¹It should be noted that this represents a deliberate change from usual values. For a "standard" transistor base or thyristor gate R_s is at least an order of magnitude higher, in the range of 1000-10000 ohms/ square.



Figure 3-5. Rise Time t_r, Fall Time t_f, and "On" State Voltage vs. Average Lifetime (Au Doping) τ for GTO Thyristor⁷⁵⁻¹

C. Choice of Horizontal Geometry (Interdigitation)

The horizontal geometry was designed with the aim to obtain a meaningful evaluation of the GTO behavior as a function of the lateral turn-off distance L_x (see Figure 2-3a), i.e., the cathode width. For this purpose it would be desirable to fabricate devices with different cathode widths simultaneously on the same wafer. All devices, however, should have the same size, approximately equal total cathode area, and a similar current distribution and heat flow pattern at high current densities. This was accomplished by making use of computer aided mask design procedures $^{75-4}$.

In particular, a program was written to create a 3x3 array of test geometrics varying the cathode width over one order of magnitude. The computer program is attached as Appendix A, the test pattern is shown in Figure $3-6^1$. The area of the total array is 456x456 mils², subdivided into 9 individual devices of 152x152 mils². The cathode area was kept at about 4000 mil²; i.e., 15 to 20% of the total area was utilized as cathode. For cathode widths values of 20, 8, 4, and 2 mils were selected. The upper value was predetermined from experiments such that functioning devices (i.e., turn-off) could be obtained with negative gate voltages not exceeding 20 volts for average on-state current

Figure 3-6 is a microphotograph of an array as obtained on a wafer in process, the white areas being the cathode sites opened in the masking oxide. The photomask itself is shown in Appendix B, pp. 147, Mask B-M03.



Figure 3-6. Test Array of GTO-Thyristors having Varying Cathode Widths Clockwise from Upper Left: Test Pattern (Rectangular Cathode Sites) 1,2,3,4; Device (Tapered Cathode Fingers) 1,2,3,4

> Microphotograph of Section of Actual Device Wafer at "Define Cathode Area" Processing Stage (see Figure 3-7, Step 7, and Appendix B, Mask 03)

densities of about $50A/cm^2$ ($v250A/cm^2$ cathode current densities). The lower limit of 2 mils was set in order to keep the influence of lateral diffusions and sidewall effects reasonable. As can be seen in Figure 3-6, the 20 mil cathode (Pattern 1) is located in the upper left hand corner, followed clockwise by the 8 mil, 4 mil and 2 mil cathode design, respectively (Pattern 2, 3 and 4). At opposite locations within the array, matching counterparts for each pattern are placed having slightly tapered cathode sites, however (Device 1, 2, 3, and 4). The taper has two functions: a) it lowers voltage drops along the cathode fingers at high currents, b) it will shift the final current filament during turnoff toward the base of the finger in a controlled fashion. This predictable coordinate in the design is a prerequisite for an effective placement of anode shorts (see Figure 1-3) and it is of advantage for implementing the principle of dynamic ballasting as will be discussed in the following chapter.

The center pattern serves as a diagnostic device and alignment key.

D. Process for Device Fabrication

With the vertical structure chosen and the horizontal geometry determined a fabrication process was developed, the basic steps of which are outlined in Figure 3-7 on the following three pages. Figure 3-7 should be largely self-explanatory. The process contains several special features which are not found in a conventional device fabrication, however. In step 2 a low resistivity P-type layer is epitaxially grown







Etch bottom oxide off, plate Gold on backside, diffuse in two-zone furnace using special conditions - $\tau \sim 1.0 \ \mu s$

Define cathode and gate contact areas in oxide (B-Mask 04)

Evaporate trimetal (Al-Ti-N_j), define contact pattern (B-Mask 07, inverse) sinter metal for 20 min. @ 425 °C

18

Separate devices by laser scribing; test dice

19

Assemble units on TO-3 stem, RTV coat and seal. Final stabilization bake: 24 hrs. @ 150°C.

Figure 3-7. Basic Process Outline for Fabrication of High Speed, Epi Base GTO-Thyristor (3 pages)

on a high resistivity N-type substrate. The sequence 13 to 15 shows a junction glass passivation compatible with a subsequent gold diffusion.

A typical resistivity profile along a cross section through a finished device (through the center of the device structure at step 16, or 17 with metal removed) is given in Figure 3-8. This profile was obtained by angle lapping a sample and taking two point probe - spreading resistance measurements⁷⁴⁻², ⁷⁹⁻⁴. We see the cathode layer w_k on the left, having a very low resistivity of $5 \times 10^{-3} \ \Omega \text{cm}$, the junction x_{j2} being located 11 microns from the top surface. The anode layer w_k is seen on the right hand side, the junction x_{j3} being located 24 microns from the bottom surface. The forward blocking junction x_{j2} separates the low resistivity gate layer (w_G = 19 micron, ρ_{min} . = 0.28 Ωcm) from the high resistivity N base (w_N = 126 micron, $\overline{\rho}$ = 36 Ωcm) which is the leftover portion of the initial substrate and is supporting the high breakdown voltage.

E. Results

Devices were fabricated in accordance with the process described in the previous section, and they were subjected to an extensive electrical evaluation.

In general, a distinct difference in behavior of devices having either parallel cathodes or tapered cathodes could not be established because of overlapping distributions for the various electrical parameters. Therefore, data and results presented in this section are applicable to both versions.



Figure 3-8. Two-Point Probe - Spreading Resistance Profile for High Frequency-Epi Base Structure

1. Static Data

Results of static data for one typical set of devices are given in Table 3-1. These devices come from the same wafer and were selected from the lower side of the I_{gt} and V_T distribution.

As can be seen the forward blocking voltage V_{DRXM} lies between 600 and 700 volts and is geometry independent. This value is surface-contour limited below the actual bulk breakdown. The gate-cathode breakdown voltage V_{CK} of approximately 21 volts is also independent of geometry and is consistent for a planar junction with a profile as shown around x_{i1} in Figure 3-8. The forward voltage drop V_{T} and the gate trigger current are strongly dependent on cathode width. The variation of cathode area from device 1 to 4 is less than ±20%, and the increase in $V_{\rm T}$ from 1.8 volt for the 20 mil cathode to 3.4 volts for the 2 mil cathode may point toward a somewhat non-uniform current distribution. This fact is contradicted by the increase in gate trigger current which is roughly proportional to the periphery indicating a reasonable uniform turn-on, which certainly points toward uniform conduction in the steady-state condition. The increase in \mathtt{V}_{m} with decreasing cathode width can be explained if one takes into account the gettering effect of the phosphorus cathode layer on the gold concentration 72-1 in the active gate region.

The wide cathode will more effectively getter toward the center of the cathode and establish a relatively uniform lifetime $\overline{\tau}$ beneath the cathode.

Device Type	W _{Cath} . (mils)	VDRXM (V)	V _{GK} (V)	V _T (V)	lgt (mA)
1	20	600	21.0	1.84	6.8
2	8	656	20.7	2.07	25.6
3	4	623	20.4	2.40	53.2
4	2	661	21.2	3.38	167.5
Conditions		0.2 mA	0.2 mA	10 A	12 V
for		IRXM	IRGK	١T	VA

Table 3-1. Static Data for GTO Thyristorwith Varying Cathode Width

The narrow cathode will be more dominated by edge effects, i.e., less gettering is experienced. Hence, a lower average lifetime $\overline{\tau}$ is achieved leading to a shorter diffusion length and consequently to a higher forward voltage. This effect may be enhanced because of sidewall injection resulting in a higher average gate width \overline{w}_{G} reducing the effective transport factor even more.

2. Major Test Conditions

Switching characteristics were determined using a pulsed anode supply and a resistive load. The input-output wave forms are schematically given in Figure 3-9.

A turn-on pulse of 1 ampere with a 50 nanosecond rise time and an approximately 10 microsecond duration was applied to the gate. A negative turn-off pulse was applied from a voltage source about 50 microseconds later. Generally, an inductance was put in series with the input. The time duty cycle was kept below 2.5% in order to avoid internal device heating. All data presented were taken with an anode supply voltage $V_{\rm DD}$ of 200 volts, and without a snubber network or a voltage clamp across the output of the device under test.

3. Turn-On

The turn-on characteristics are shown in Figure 3-10. The delay time t_d is less than 50 nanoseconds and the rise time is about 500 and 400 nanoseconds, for 25°C (Figure 3-10a) and 125°C (Figure 3-10b), respectively.

The surprising feature is that there is virtually no dependence of rise time t_r on cathode width. One would expect that device 1 with a 20 mil wide cathode exhibits the longest t_r . However, quite contrary, the



Figure 3-9. Input-Output Waveforms for GTO Thyristor In Anode Load Configuration



Figure 3-10b. [IGT, IA] = f(t)



trend is actually reversed. Device 4 with a 2 mil cathode width has the longest rise time as evident from the traces in Figure 3-10a.

The reason for this must be a differing spreading velocity in the individual devices. Since the spreading velocity is proportional to the square root of the lifetime, $v_s \propto \sqrt{\tau}^{-63-1}$, 73-1, 75-3 we may conclude that the lifetime beneath the active gate decreases with decreasing cathode width. This fact is consistent with the observations made about the variations in forward voltage drop V_T in Section 3, thus confirming a more pronounced gettering of gold under the wider cathodes.

Lastly, we notice in Figure 3-10 that the turn-on condition for an output current $I_A = 8A$ and for the duration of the input pulse represents the equivalent of a forced current gain $h_{FE} = 8$, h_{FE} being the DC-current gain, as is customarily defined for transistors.

4. Turn-Off Characteristics (General Waveforms)

The turn-off waveforms are shown in Figure 3-11. These waveforms represent a typical example of the input-output relationship for currents and voltages as a function of time during the turn-off phase.

In Figure 3-11a we see the negative gate current $I_{gq}(t)$ and the corresponding anode current response $I_A(t)$ at the gate terminal and anode terminal, respectively. The coinciding input voltage $V_{gq}(t)$ and the output voltage response $V_A(t)$ are traced in Figure 3-11b. The application of the turn-off pulse, t=0, occurs at the first vertical grid line on the left hand side of the display.



Figure 3-11. Turn-Off Characteristics for High-Frequency GTO-Thyristor (Example of Waveforms) The gate current I_{gq} rises approximately linear during the whole storage phase t_s (\vee 1.4 microseconds), while the anode current remains constant ($I_A = 8A$). The slope of the gate current is mainly a function of the gate series inductance L_{gs} (\vee 4.6µH) and the open circuit-gate source voltage V_{goc} (-10V). The maximum gate current I_{gq} max (\vee 2A) is reached after the storage phase is completed and the anode current is in the fall period just before the current traces intersect each other (Figure 11a).

At that point the cathode junction is reverse biased and has assumed the gate source voltage V_{goc} (-10V); the voltage across the inductance being zero.

The fall of the anode current I_A is now aided by the reversal of the polarity at the gate inductance L_{gs} , and the additional negative turn-off voltage which is developed at the gate (Figure 11b), while the stored energy in L_{gs} is being discharged. Actually, it may be noticed that the gate cathode junction is driven into breakdown acting as a voltage clamp for approximately 0.3 microseconds. During this period the negative gate current I_{gq} decreases to zero with a slope determined by L_{gs} and the gate breakdown voltage V_{Gbr} (\sim 22V) and then the gate voltage assumes the open-circuit value $V_{goc} = -10V$. The small tail of anode current decays simultaneously and the center junction J_2 recovers and becomes reverse biased. Thus, the anode voltage V_A assumes the supply voltage $V_D = 200V$. The overshoot of about 100 volts and the ringing is a consequence of some lead inductance in the load circuit, interacting with the device output capacitance. Since the maximum value of the transient voltage remained well below the actual junction breakdown of J_2 , no efforts were made to reduce this parasitic inductance for the measurements presented here.

5. The Influence of the Gate Series Inductance

An inductance in series with the gate proved to be an important element for safely operating a GTO. In Figure 3-12 we see the turn-off characteristics for a device type 3 (4 mil cathode). Curve 1 shows the gate current and anode current without an inductance connected between the gate and the voltage source. For curve 2 and 3 an inductance of 4.6 microhenry and 11.8 microhenry were inserted, respectively. The open circuit gate voltage was $V_{goc} = -15$ volts in all cases.

As can be seen in curve 1 the storage time t_s lasts about 0.5µs and the fall time t_f only 0.1µs. The peak gate current $I_{gq max}$ reaches 4 amperes, i.e., the turn-off gain $G_{gq} = 2$. Further, as the (average) anode current I_A reaches the break at approximately 3% of the On-state current, the negative gate current breaks also. The "tail" current in the anode is identical to the gate current, the decay time being about 0.5µs. This is a situation as described in Chapter II and shown in Figure 2-5. At the break, the cathode has shut off and is reverse biased, the negative voltage being smaller than the gate-cathode junction breakdown voltage.

For the curves 2 and 3 the storage time t_s increases while the peak gate current I decreases. The falltime, however, is at least as



GATE SERIES INDUCTANCE (L_{gs}) I= $O_{\mu}H$ 2=4.6 μ H 3= II.8 μ H t= 0.5 μ s/DIV. T=25°C I=IA/DIV.

Figure 3-12. Turn-Off for GTO-Thyristor [IA, Igq] = f(t) with Gate Series Inductance L_{gs} as Parameter Device Type 3 (4-mil Cathode) fast as in the case for curve 1, i.e., $t_f = 0.1 \mu s$. The break and tail for the anode current I_A remain relatively unchanged.

The significant difference is in the waveform of the gate current, the magnitude of which stays always above the anode tail current. This fact indicates that cathode current flows in the reverse direction, the entire gate-cathode junction J_1 is in avalanche breakdown (as shown in Figure 3-11b before) and the GTO stays safely turned off.

It must be emphasized here that the snap into breakdown by means of an inductive kick is rather different from the local edge breakdown caused by the lateral voltage drop due to I_{gq} flowing through the resistive gate region beneath the cathode.

In the first case the electron-hole plasma is being rapidly extinguished once it has been squeezed into a filament during the storage phase as evidenced from the negative potential built-up across the gatecathode terminal (see Figure 3-11b).

In the latter case the electron-hole plasma keeps flowing in a partially squeezed condition and a negative potential is never developed across the gate-cathode terminal because the center section of the cathode junction remains forward biased (see Figure 1-2c, pp. 8). Thus, a hot spot forms and eventual device failure results due to local burnout.

Turning our attention now to the peak reverse gate current, for instance for curve 3, we notice that this value is now 2 amperes rather than 4 amperes as for curve 1. The turn-off gain is here increased to $G_{gq} = 4$, while the internal lateral voltage drop is kept to one-half of that developed in case 1. Also, the negative gate bias is equal to the highest possible voltage, namely the cathode breakdown voltage $V_{Gbr} = -23V$, while the open circuit drive voltage, $V_{goc} = -15V$, can be considerably lower.

It is obvious that it would be much more difficult to achieve turnoff if the maximum gate current would be limited through an added external resistance. The turn-off voltage available would be much lower than the open circuit voltage at the critical point where the current density in the device has reached a local maximum. In addition, a portion of the turn-off energy delivered by the gate drive source is needlessly dissipated in the series resistor.

The above discussion leads to the following summary about the influence of a gate series inductance for turn-off of a GTO:

- a. an increased turn-off gain can be obtained,
- b. lower lateral internal voltage drops are encountered,
- c. the applied source voltage can be lower and is not as critical, and
- d. an increase in storage time must be tolerated.

In general, with the application of a gate series inductance a safe turn-off condition can be maintained, and as an indirect benefit a smaller device may be employed for generating the drive function to achieve turn-off.

6. Dependence on Cathode Width

The effect of the cathode width on the turn-off behavior of a GTO is of great interest. Figure 3-13 depicts the input current-output current time response of devices with a 20 mil, 8 mil, 4 mil, and 2 mil wide cathode, curves 1, 2, 3, and 4, respectively.

The input circuit and the drive condition as well as the output supply voltage and load resistance were kept constant ($L_{gs} = 4.6\mu H$, $V_{goc} = -15V$, $V_{D} = 200V$, $R_{L} \sim 25\Omega$).

We observe that the storage time t_s and the fall time t_f are pronounced functions of the cathode width. The storage time increases from 0.7 microseconds for the 2.0 mil cathode (curves 4) to 1.5 microseconds for the 20 mil cathode (curves 1). The fall time changes from approximately 0.1 microseconds for the 2 mil cathode to 0.6 microseconds for the 20 mil cathode. The turn-off gain remains relatively unchanged.

These results differ from previously published data by Kao and Brewster⁷⁴⁻³ who report that both storage time t_g and turnoff time $(t_g + t_f)$ "were much the same and did not depend on cathode width". Their case, therefore, implies that one-dimensional conditions existed, i.e., the cathode width $L_x < 2L_n$. This would require a minimum lifetime $\overline{\tau}_p \sim 50$ microseconds for the maximum cathode width of 25 mils that was used in Reference 74-3. Such a long lifetime causes a large recombination tail (see Figure 2-5, pp. 28). Consequently, this



Figure 3-13. Turn-Off Behavior of GTO-Thyristor with varying Cathode Width $[I_A, I_{gq}] = f(t)$ $W_k = L_x$ as Parameter device would suffer from excessive switching dissipation and be vulnerable to retriggering. These conditions can only be remedied by adding a polarized snubber network in parallel to the anode $^{75-4}$, $^{77-4}$, and high speed operation and circuit efficiency are greatly impaired, however.

7. Turn-Off Criteria and Current Densities

Considering the waveforms obtained in this work for varying cathode width some important turn-off criteria may be established.

Examining the I_A -traces depicted in Figure 3-13 during the fall period we detect that for devices 2, 3, and 4 the slope dI_A/dt increases up to the tail break point. Also, the maximum gate current is reached only after the anode current has substantially decreased.

That does not hold for Device 1. Here the slope of I_A goes through an inflection at about 4A decreasing with time, i.e., the second derivative of anode current with respect to time d^2I_A/dt^2 becomes negative. Also, the gate current displays a broad maximum and peaks long before the anode current is intersected. From such a waveform we may infer that in this case for the 20 mil wide cathode the lateral base resistance gains dominance toward the end of the storage phase. Thus, the gate source voltage is marginal for turnoff and a pronounced inductive voltage spike as for instance seen in Figure 3-11b is absent. A slight decrease in turn-off voltages or increase in temperature will cause failure to turn-off. The difference between safe turn-off and potential turn-off failure becomes rather clear if we plot the ratio of anode current to gate current dI_A/dI_{gq} against time during the turn-off phase as is shown in Figure 3-14 using the waveshapes of Figure 3-13.

Without a gate series inductance turn-off, i.e., the storage phase, will commence with infinity at t = 0, where the gate current is $I_{gq} = 0$ and the anode current $I_A = I_T$, and then monotonically decrease to unity at the tail break, from which point anode current and gate current are identical (see Figure 2-5 and 3-12 trace 1).

With the gate series inductance the differential turn-off gain dI_A/dI_{gq} behaves similar from t = 0 throughout the storage phase and fall phase. But at the tail break the differential turn-off gain is now much less than unity and it approaches unity for $I_A \rightarrow 0$ and $I_{gq} \rightarrow 0$ in an asymtotic fashion. This behavior constitutes a safe turn-off condition as is exhibited by devices 2, 3, and 4 (8, 4, and 2 mil cathode).

In contrast for device 1 (20 mil cathode) the differential turnoff gain never reaches unity during the fall time but rather shows an increase of dI_A/dI_{gq} toward the end of the fall time signaling instability. The peak will grow or move out in time with either a slight increase in local temperature or decrease in gate source voltage and eventually cause turn-off failure as mentioned above. The inserted table in Figure 3-14 gives the "conventional" turnoff gain G_{gq} , the ratio of the on-state current I_T to the maximum negative gate current $I_{gq max}$, during turn-off. As should be noted G_{gq} is identical for device 1 and device 4, and it is clearly demonstrated by the given example that the use of this electrical parameter in the literature may lead to erroneous conclusions unless additional information is provided.

The danger of destruction existing for a GTO is evident from 1st order estimates of current densities which may develop locally during turn-off. Table 3-2 shows the (worst case) peak current densities for the four geometries investigated in this study. The assumptions for the given values of $J_{o(max)}$ are that the total on-state current $I_T = 8A$ is flowing through an area of width $2L_n$, and the lifetime T beneath the cathode is of the order of 1 microsecond.

One sees immediately that for a uniform line turn-off over the length of the cathode sites "reasonable" conditions exist (twodimensional case: $J_{o(max)2d}$ ranging from 462 A/cm² to 3340 A/cm²). Unfortunately, these lines will not stay uniform, but rather degenerate to spots having a diameter of $2L_n$. Therefore, extreme conditions are highly probable (three-dimensional case: $J_{o(max)3d}$ ranging from 5000 A/cm² to 87000 A/cm²!). Though counteracting mechanism tends to limit J_o , i.e., Auger effects and bandgap narrowing, the necessity of narrow cathodes and careful design of turn-off circuits becomes rather explicit.



Figure 3-14. Differential Turn-Off Gain (diA/digq) vs. Time for GTO Thyristors having different Cathode Widths under Identical Input and Output Conditions; showing safe Turn-Off for Device Types 2, 3, 4 (2, 4 and 8 mil cathode, respectively), and indicating Onset of Turn-Off Failure for Device Type 1 (20 mil Cathode). $V_D=200 V$, IT=8 A, $V_{goc}=-15 V$, $L_{gs}=4.6 \mu$ H, T=25°C (for IA, Igq=f(t), See Figure 3-13 78
8. Influence of Negative Gate Bias and Temperature

Figure 3-15 shows the turn-off characteristic of Device 3 (4 mil cathode) for varying open-circuit gate voltages $V_{goc} = -20V$, -15V, -10V, and -5V, respectively, at 250° C. The gate series inductance $L_{gs} = 4.6$ microhenry, the anode supply voltage $V_{D} = 200V$.

While curves 1, 2, and 3 ($V_{goc} = -20V$, -15V, and -10V) show that turn-off is input circuit dominated, we see that for curves 4 ($V_{goc} = -5V$) lateral series resistance and continuing current injection start to become dominant. However, even though the storage phase becomes significant ($t_g > 2\mu s$) and the fall time starts to increase noticably ($t_g \sim 0.3\mu$), the criteria for safe turn-off as defined in Section 7 are still met.

In Figure 3-16 we see the temperature dependence of the same device in the range from 25°C (curves 1) to 125° C (curves 4). The time scale is here expanded to 0.2μ s/Div, $L_{gs} = 4.6\mu$ H, and $V_{goc} = -15V$.

The turn-off at 125°C is excellent. Generally, the behavior is as would be expected, i.e., storage time, fall time, and tail contribution increase with temperature consistent with a lifetime increase. The slope of the gate current during the tail phase increases because the gate breakdown voltage $V_{\rm Gbr}$ becomes larger due to changes in avalanche multiplication. A very qualified statement can be made for the decrease in turn-off gain $G_{\rm gq}$. With increasing temperature the α 's of the component transistor sections become larger. Therefore, it becomes harder



$\frac{\text{NEGATIVE GATE BIAS (V_{goc})}}{1 = -20V 2 = -15V 3 = -10V 4 = -5V}$ t = 0.5 μ s/DIV. T=25°C I = IA/DIV.

Figure 3-15. Turn-Off Behavior of GTO-Thyristor for Varying Negative Gate Bias [IA, Igq]=f(t), Vgoc Parameter Device Type 3 (4-mil Cathode)



$\frac{\text{TEMPERATURE}}{1=25^{\circ}\text{C} \quad 2=65^{\circ}\text{C} \quad 3=95^{\circ}\text{C} \quad 4=125^{\circ}\text{C}}$ t = 0.2 μ s/DIV. I = IA/DIV.

Figure 3-16. Turn-Off for GTO-Thyristor dependent on Temperature [I_A, I_{gq}]=f(t), T Parameter Device Type 3 (4-mil Cathode) to force the condition for the loop gain G_L to be less than unity everywhere over the entire device area (see Equation 1-3, pg. 6).

Of interest in the characterization of the GTO turn-off behavior is to see how the gate source voltage effects the fall time for the various geometries, because the switching dissipation is largely determined by this parameter. The fall time t_f is plotted as a function of the negative gate source voltage at 125°C for Device Types 3, 2, and 4. The devices with the 4 mil and 8 mil cathode width could not safely be operated for $V_{goc} < 10V$. Considering the results plotted in this graph and the forward voltage drop V_T (see Table 3-1, pp. 62) Device Type 3, operated at $V_{goc} = -15V$, appears to be a proper choice to achieve optimum performance.

9. Turn-Off For Varying Loads

Figure 3-18 shows the turn-off characteristics of Device 3 for varying anode loads at 125° C. The load resistance was changed over a range from $R_{\rm L} \sim 100\Omega$ ($I_{\rm T} = 2$ A) to $R_{\rm L} \sim 16.7\Omega$ ($I_{\rm T} = 12$ A). The anode supply voltage $V_{\rm D} = 200$ V, and the input drive conditions ($V_{\rm goc} = -15$ V, $L_{\rm gs} = 4.6\mu$ H) were kept constant. The current scale is in this case 2A/Div.

Curves 1 show a circuit determined (forced) current gain $(I_T/I_{gq max})$ of unity. Both, turn-off gain and storage time increase with increasing current. The turn-off gain at $I_T = 12A$ is approximately 3.3. At that point, turn-off is still well behaved to assure safe operation. It may be also noticed that the fall time is relatively independent of anode





83

د ~ ۱



$$I = 2A$$
 2=4A 3=6A
4=8A 5=10A 6=12A
t=0.5 μ s/DIV. T=125°C
I=2A/DIV.

Figure 3-18. Turn-Off Characteristics for GTO-Thyristor with Varying Load Current. Input Source (V_{goc}, L_{gs} Kept Constant) [IA, Igq]=f(t), RL Parameter Device Type 3 (4-mil Cathode)

current, $t_f \sim 200$ nanoseconds.

Figure 3-19 is a graph characterizing turn-off gain and storage time as a function of load current for the family of curves of Figure 3-18 and conditions given above.

10. Switching Performance

The data plotted in the graphs of Figures 3-20, 3-21, and 3-22 characterize the switching behavior for Device 2 (8 mil cathode), Device 3 (4 mil cathode) and Device 4 (2 mil cathode), respectively, over the temperature range from 25°C to 125°C.

Figures 3-20a, 3-21a, and 3-22a show the storage time t_s with V_{goc} as parameter. Device 2 could not be operated at $V_{goc} = -5V$, Device 3 functioned safely up to $+65^{\circ}C$ for $V_{goc} = -5V$. Device 4 operated safely over the full range for this low negative gate bias.

In Figures 3-20b, 3-21b, and 3-22b the rise time t_r and the fall time t_f are graphed. The current at the "tail break" is also given in (%I_T). For instance, Device 3 had an initial tail current of 2%I_T, i.e., 160mA @ 65°C.

The rise time is identical for all devices, about 380 nanoseconds at 125°C. At lower temperatures, however, the rise time becomes longer for devices with narrower cathodes.



Figure 3-19. Turn-Off Gain and Storage Time for GTO Thyristor with Varying Load Current Input Source (V_{goc} , L_{gs}) Kept Constant Device 3 (4-mil Cathode)



Figure 3-20a. Storage Time t_s=f(T)



t

Figure 3-20b. Rise Time and Fall Time [tr,tf]=f(T)

Figure 3-20. Switching Performance of GTO Thyristor as Function of Temperature. Device 2 (8-mil Cathode) Conditions: IT=8 A=constant, VD=200 V, Lgs=4.6 μ H 87



Figure 3-21b. Rise Time and Fall Time [t_r,t_f]=f(T)

Figure 3-21. Switching Performance of GTO-Thyristor as Function of Temperature. Device 3 (4-mil Cathode) Conditions: IT=8 A=constant, VD=200 V, Lgs=4.6 μ H



Figure 3-22b. Rise Time and Fall Time [tr,tf]=1(T)

Figure 3-22. Switching Performance of GTO-Thyristor as Function of Temperature. Device 4 (2-mil Cathode) Conditions: IT=8 A=constant, VD=20 \hat{v} V, Lgs=4.6 μ H 89

The trend for the fall time is just in the opposite direction. The narrower the cathode width, the shorter t_f becomes. In Figure 3-22b we notice that for a gate source voltage larger than 10V the fall time becomes practically independent of temperature, the fall time $t_f = 200$ nanoseconds @ $V_{goc} = 20V$.

The peak gate current I_{gqm} required to obtain the switching times plotted in Figures 3-20 to 3-22 is given in Figure 3-23a for Device 2, in Figure 3-23b for Device 3, and in Figure 3-23c for Device 4, respectively. As can be seen lowest current I_{gqm} \sim 1.5A is required for Device 4 (2 mil cathode) at V_{goc} = -5V, corresponding to a turn-off gain G_{gq} \sim 5.3, for a storage time t_s \sim 2.7µs (Figure 3-22a) and a fall time t_f \sim 0.42µs (Figure 3-22b) @ T = 125°C.

Considering now the performance of Device 3 for example, it is noteworthy that simultaneously a fast rise time of $\sim 0.4\mu$ s was obtained and the gate trigger current of 50mA as well as the on-state voltage of 2.4V could be kept rather low. Usually, a device with such excellent turn-off characteristics would have a rise time of $\sim 1.5\mu$ s, a gate trigger current of ~ 300 mA, and an on-state voltage of $\sim 4V$. The reason for the desirable combination of fast t_r and t_f , and low I_{gt} and V_T can be found if we investigate the spreading resistance profile of such devices more closely by probing the structure along several vertical passes 74-2, 79-4.











Figure 3-23c. Igqm=f(T), Vgoc Parameter, 2-mil Cathode

Figure 3-23. Peak Gate Current Required for Turning Off a GTO Thyristor as Function of Temperature and Negative Gate Bias Conditions: IT=8 A=constant, VD=200 V, Lgs=4.6 μ H

11. Gold Distribution and Life Time

Figure 3-24 shows the vertical spreading resistance variation of the device taken through the p+-gate toward the anode along $\overline{\text{CD}}$ (see insert). The center junction is located about 36µ from the surface. The resistivity throughout the N⁻-region is >1000Ωcm. The entire N-base is upconverted from its initial value of approximately 30Ωcm. Thus, we assume that the Au-concentration is about 1.5×10^{14} corresponding to a life time $\tau_n \sim 0.5 \mu s$ in the n-base $^{66-2}$. The p-base in this region will have an even lower life time value.

Now we turn to Figure 3-25 in which the spreading resistance is taken through the N⁺ cathode, again vertically toward the anode along pass \overline{AB} . The interesting fact here is that in the vicinity of the center junction, the starting resistivity is preserved (300cm) and upconversion becomes noticeable only about 50µ into the n-base with a pronounced increase in direction of the anode. The difference in this spreading resistance profile from that of Figure 3-24 suggests that Au was gettered by the heavily doped phosphorus emitter above this region⁷²⁻¹. As a consequence the active gold distribution in the device is such that the life time is kept high (>1.0µs) in the p-base and in the n-base adjacent to the center junction while it is low ($\sim 0.5\mu$ s) in the vicinity of the anode. The high life time keeps the npn gain reasonably high and accounts for the low I_{gt} and the fast t_r. The low life time limits the anode emitter efficiency and also causes a rapid recombination of the stored charge in the n-base, the majority of which is located close to the anode junction⁷⁹⁻³. Thus, the tail-effect is minimized.

Device	A _{cath} (mm ²)	ե _x /եր —	^J o(max)2d (A/cm ²)	#Sites —	Ly/Ln 	J _{o(max)} 3d (A/cm ²)
D1	.026	13.3	3440	4	25.4	87000
D ₂	.029	5.73	1265	12	25.4	32000
D3	.024	2.85	753	48	10.8	8000
D4	.024	1.6	462	82	10.8	5000

Table 3-2. Peak Current Density for GTO during Turn-off.

 \sim Jo(max)2d = two-dimensional; uniform line turn-off

 $J_0(max)3d \equiv$ three-dimensional; single spot/site turn-off

 J_{cath} ~300 A/cm², $J_{(on)}$ ~65 A/cm² for total chip. L_n~40 μ



Figure 3-24. Two-Point Probe Spreading Resistance Profile (C-D) through P⁺ Gate showing Total Up Conversion of N⁻ Region. (Insert shows Schematic of Cross Section and Probe Travel Pass)



Figure 3-25. Two-Point Probe Spreading Resistance Profile (A-B) through N⁺ Cathode Showing Partial Up Conversion of N⁻ Region in Direction of P⁺ Anode (Insert shows Schematic of Cross Section and Probe Travel Pass)

12. Power Switching Capabilities

With the results presented in the foregoing sections and discussions on safe operations it is now possible to evaluate the power switching capability of the high speed-high voltage Epi-base structure.

The total energy absorbed per cycle in a device is in general

$$E_{D tot} = \int_{0}^{t_{r}} I_{A}(t) V_{A}(t) dt + V_{T} I_{T} \left[(F_{D}T) - (t_{r} + t_{f1}) \right]$$
$$+ \int_{t_{s}}^{t_{f1}} I_{A}(t) V_{A}(t) dt + \int_{t_{f1}}^{t_{f2}} I_{A}(t) V_{A}$$

$$+ \int_{0}^{t} I_{g}(t) V_{GK}(t) dt + \int_{0}^{t} I_{gq}(t) V_{gq}(t) dt \qquad 3-1$$

where F_D is the duty factor and T is time of one total period; $t_{p(on)}$ is the duration of the "On" pulse, and $t_{p(off)}$ is the duration of the "Off" pulse.

We choose as an example Device 3 @ T = 125°C and evaluate the integrals in Equation 3-1 with the aid of Figures 3-10b, 3-11, 3-16, and Figure 3-21. Operation is assumed for $I_T = 8A$ and $V_D = 400V$, the pulse duration for turn-on and turn-off is set for $t_{p(on)} = t_{p(off)} = 3\mu s$. The load is assumed to be $R_L = 50\Omega$, resistive. The turn-on

gate current is $I_{G(on)} = 1.0A$ and $V_{G(on)} = 1.0V$. For turn-off $V_{goc} = -15V$ and a series inductance $L_{gs} = 4.6\mu H$ connects the gate.

The turn-on energy, assuming a quasi linear change of current and voltage in the output, is then

$$E_{t(on)} = E_{G(tr)} + E_{A(tr)}$$
 3-2

$$E_{G(tr)} = V_{G(on)} I_{G(on)} t_{p(on)}$$
 3-3

$$E_{A(tr)} = \frac{1}{4} V_D I_T t_r \qquad 3-4$$

The turn-off energy is

$$E_{t(off)} = E_{G(t_{f1})} + E_{G(t_{f2})} + E_{A(t_{f1})} + E_{A(t_{f2})}$$
 3-5

$$E_{g(t_{f1})} + E_{G(t_{f2})} = \frac{1}{2} V_{goc} I_{gqm} t_s + \frac{1}{2} L_{gs} I_{gqm}^2$$
 3-6

$$E_{A(t_{f1})} = \frac{1}{4} V_D I_T t_{f1}$$
 3-7

$$E_{A(t_{f2})} = V_{D} k I_{T} \tau_{pA}$$
 3-8

where k is the ratio of "tail break current" to on state current and τ_{pA} is the hole life time in the vicinity of the anode.

The resultant components of absorbed energy/cycle are given in Table 3-3.

^E G(tr)	^E A(tr)	E _{G(t_{f1})}	^E G(t _{f2})	^E A(t _{fl})	EA(t _{f2})	E [*] on
3	320	27	21	160	96	166

Table 3-3 Components of Dissipated Energy/Cycle in

$$\mu$$
Joules for GTO (Device Type 3).
 $I_A = 8A, V_D = 400V, T_j = 125^{\circ}C, Res. Load,$
*) f = 50kHZ, 50% Duty Cycle

Summing up all components, the total energy per cycle is then $E_{tot} = 793 \mu$ Joule. It follows that for 50kHZ the power dissipation is approximately 40 watts. The thermal resistance for this device mounted in a TO-3 case is at worst $\Theta = 1.2^{\circ}$ C/Watt. Therefore, the maximum allowable case temperature is 78°C.

Above assumptions and calculations show that this device is capable of switching a load of 1560 Watts at a frequency of f = 50kHZ.

Turning back to the discussion about power switching capability with respect to cost (pp. 44), we are now able to fit this device in the graph of Figure 3-2. The result is shown in Figure 3-26. There, a vertical "cost line" is added at the 50 kHz point on the abscissa and we see that in order to reach the projected boundary (broken line) of the GTO-Thyristor region, the cost per device would have to be 25¢.



Figure 3 – 26. Comparison of Power-Switching Capability with Respect to Cost as a Function of Frequency for Thyristors, GTO's, and transistors (The cost Line at f = 50 kHz indicates where the GTO Type D3 would be in this graph for 400 V, 8 A operation using the data of Table 3 – 3)

The \$1.00 cost intersection is certainly realistic if one is reminded that this graph was generated from a survey taken several years ago (see Footnote, pp. 44).

From the switching times obtained it is certainly possible to operate this device at 100kHz. Therefore, if the case temperature can be held at a maximum temperature of 38° C (P_D \sim 74W) the cost line can be moved up to 100 kHz. It is apparent that for these considerations the GTO is quite compatible with transistors as an economical power switch.

IV. SERIES SCHOTTKY BARRIERS AND DYNAMIC BALLASTING

In this chapter principles for improvements of the state-of-theart in GTO devices are described in a brief and general manner. Experimental proof is given for new concepts which were introduced by the author. These concepts deal with anode shorts and series Schottky Barriers, and measures to defocus current filaments (Dynamic Ballasting).

A. Anode Shorts and Schottky Barriers

An effective method of improving turn-off characteristics of GTO's is to introduce anode shorts⁷⁵⁻¹, ⁷⁸⁻¹. If these shorts are dimensioned properly and are placed most remote from the gate contact, the excess minority carrier charge in the n-base will be partially removed through those shorting resistances during turn-off. Also, the squeezed plasma will tend to be extinguished in this non-regenerative center section (see Figure 1-3, pp. 10). The anode shorts may be thought of as being by-pass transistors in parallel with the thyristor. Therefore, while turn-off is aided, turn-on is impaired.

1. Device Structure and Geometry

The cross section of a device having an anode short placed opposite the center of the cathode emitter is schematically shown in Figure 4-1. The general effect of an anode short on turn-off was described above. In particular, turn-off gain is increased; fall time, tail current magnitude and tail decay time are decreased. Turn-off characteristics show an improvement similar to that achieved by gold diffusion. Since the lifetime can remain high, a lower on-state voltage drop is obtained⁷⁸⁻¹. Further, control problems associated with gold diffusions are

101



Figure 4-1. GTO Structure showing Anode Short (By-Pass Transistor) and Series Schottky Barrier aligned with Center of Cathode

eliminated.

The drawback for anode shorts becomes clear if we examine such a structure with respect to turn-on and the degree of interdigitation (cathode subdivision, to reduce the lateral turn-off distance L_x).

Assume in Figure 4-1 the N^- region in the emitter center is ohmically connected to the anode metalization. Then, upon applying a positive bias to the gate-cathode junction, the NPN section is turned on. Initially, current is flowing through the short, setting up a lateral component.

The resulting lateral voltage drop constitutes the negative forward bias of the P⁺N⁻ anode junction. Injection is strongest in the anode region opposit the cathode edge. The diode knee voltage, i.e., ~ 0.7 volt for silicon, has to be reached before significant hole injection will occur, and only then can the device be triggered into the conduction state. Therefore, narrow cathode stripes and conductivity modulation of the N⁻ region may prevent turn-on altogether. This effect shows a strong temperature dependence, because the current gains α_1 and α_2 drop with decreasing temperatures.

The problem is eliminated if the ohmic contact is replaced by a Schottky barrier⁷⁹⁻¹, as shown in Figure 4-1. In case, the barrier height is equal to that of the silicon PN junction and the diode characteristics in the forward direction are similar, lateral bias is not required. Device turn-on proceeds as for a standard thyristor.

Minority carrier injection in the Schottky barrier region is practically absent, however, and consequently the features aiding turn-off of this non-regenerative section are preserved.

Experiments were carried out to prove the series Schottky barrier concept. Devices with a geometry as shown in Figure 4-2 were chosen as test vehicles. The cathode geometry is the same as that of Device 2 in Figure 3-6 (bottom row, center), except that for this modified version the cathode fingers are portions of a continuous area, and the tips are rounded off. The gate envelopes this entire cathode pattern.

In assembly, a double gate contact clip is soldered to the regions just outside of the small center fingers. The cathode clip is attached in the middle of the cathode bus.

The rectangular center region (appr. 22 mils wide) at the back of the chip does not contain a P^+ anode diffusion. It is rendered inactive as a thyristor.

When this device is in the "on" state and a negative gate bias is applied, the electron-hole plasma is pinched toward the center of the individual cathode stripes. Because of the taper, the plasma is driven from the tips into the non-regenerative center region. There it is extinguished. Thus, the center is equivalent to a transistor bypass.

Surface preparation and choice of metalization can be chosen such



Figure 4-2. Geometry Overlay of Cathode and Anode Surface showing non-regenerative Center Region (Anode Short or Schottky Diode)

that either an ohmic contact is formed with the N-region on the back surface to produce an anode short, or that a Schottky barrier is obtained. The metalization will always form an ohmic contact with the P^+ anode, however.

For the experiment described here nickel, applied using a special electroless plating process, was used. When sintered at 580°C for 30 min. on a lapped (rough) surface an ohmic contact was obtained, whereas on a chemically polished (smooth) surface the nickelsilicide formed a suitable Schottky barrier. An alternate choice for forming a Schottky barrier is platinumsilicide.

2. Turn-On With and Without Schottky Barrier

The effect of a short versus a Schottky diode on the VI-characteristics for otherwise identical devices is illustrated in Figure 4-3. Junction depth and impurity profiles were very similar to devices, whose spreading resistance is given in Figure 3-8. However, the epibase resistivity was lowered from $\sim 0.28\Omega$ cm to 0.11Ω cm, and the gold diffusion was omitted.

On the left hand side in Figure 4-3, the IV-characteristics of the device with an anode short are displayed (G400-1). The family of traces on top shows the device before turn-on. We see essentially an NPN transistor with β_1 varying from 0.4 to 0.7 up to 1.06mA. The saturation voltage rises about linearly up to 0.7 volts for a base drive $I_{\rho} = 2mA$. Thus, we conclude that up to this point the device



Figure 4-3. VI Characteristics of GTO showing Difference in Turn-on for Device with Anode Short (G400-1, Left) and Device with Series Schottky Barrier (G400-8, Right) is dominated by by-pass current through the anode short.

As the base drive is increased, and the saturation voltage reaches the "diode knee" of the P⁺N anode emitter, a sudden gain increase and triggering into the on-state is accomplished. We conclude that now the device is dominated by "thyristor action". When the sum of the current gains $(\alpha_1 + \alpha_2)$ reaches unity the device turns on $(I_{gt} \sim 3.5 \text{mA @ V}_D \sim 2 \text{V})$.

On the right hand side of Figure 4-3 the IV-characteristics of the device with a series Schottky barrier are displayed (G400-1). Again, the top family of curves show the device before turn-on. Here we see a distinct offset, as normally observed for a double injection device. Also, the gain is increasing rapidly. Both transistor sections are active as soon as base drive is applied, and the Schottky barrier bypass current is only a fraction of that observed for the case with the anode short. The device is dominated by thyristor action throughout the entire range of operation. Turn-on occurs now for I_{gt} \sim 1.2mA @ V_D \sim 2V, as can be seen from the IV-traces displayed in the lower right hand side of Figure 4-3.¹

¹Of interest for the determination of α_1 and α_2 in thyristors are the measurement technique and algorithm developed by R. Amantea⁷⁹⁻⁵,

3. Turn-On Sensitivity and Turn-Off Capability

In Figure 4-4 we have plotted the turn-on sensitivity as a function of temperature for the two devices discussed in the previous section. The gate trigger current was measured with an anode supply voltage $V_{\rm p}$ = 12V and a load resistance of $R_{\rm p}$ = 30Ω.

The inserted table shows the forward voltage drop $V_{\rm T}$ over a current range from 1.0A to 50A. As may be noticed in that respect, there is no discernible difference between the device with the anode short and the series Schottky diode.

In contrast, the gate trigger currents show a pronounced difference. The Schottky barrier device is considerably more sensitive. Especially at low temperatures (-40°C) the shorted anode device (G400-1) requires $I_{gt} \sim 70$ mA, while for the device with the series Schottky barrier (G400-8) $I_{gt} \sim 10$ mA only.

The turn-off capability of both devices is given in Figure 4-5. In this test the GTO's were operated in cathode load configuration, the load being grounded, and the anode being directly connected to the supply voltage $V_D = 12V$. To achieve turn-off a transistor connected to the gate was turned on, pulling the gate close to the ground potential ($\sim + 0.2V$)¹. The peak gate gate current I_{gqm} was

٠

A special turn-off circuit employing a small thyristor in parallel with a transistor was developed⁷⁸⁻² showing advantages for turn-off. The data given in Figure 4-5 were obtained using just a single transistor, however.



Figure 4-4. Turn-on Sensitivity as Function of Temperature for GTO with Anode Short (dashed line) and Series Schottky Diode (solid line)



Figure 4-5. Maximum Turn-off Capability for GTO as Function of Temperature

approximately 5A.

As shown in the graph (Figure 4-5) for temperatures below $+90^{\circ}$ C both device types could turn-off 40A, the test set limit. At 125° C the Schottky barrier sample had only lost 25% of its turn-off capability over the sample with the shorted anode ($I_{T off (max)} = 24A$ compared to 32A, respectively).

This result demonstrates in a straightforward and explicit manner the effectiveness of the series Schottky barrier. The turn-on sensitivity in GTO's is restored, while the turn-off improvement gained from anode shorts is retained. Using this concept has made is possible to use non-regenerative regions in very narrow cathode geometries⁷⁹⁻¹.

B. Dynamic Ballasting (Defocusing)

In the work on high speed device optimization and in experiments with anode shorts there were still failures observed (burn-out spots) which were evidently caused by high current density filaments. A pipe (about 40 to 50 micron in diameter) was molten through the silicon from the front to the back of the chip. The location of these pipes was not random in the cathode, but rather distinctly in an area most remote from the gate contact.

A typical example is shown in Figure 4-6. The entire chip is shown on top (Figure 4-6a). A small hole is visible in the center cathode finger opposite the gate pad. The gate of this device was contacted with a single clip only. The burn-out spot is clearly visible in the



Pipe Molten Through Silicon (magnified below)

Figure 4 - 6a. Device Chip after Failure (Metal removed).



Figure 4 - 6b. Magnified View of Damaged Area

Figure 4 – 6. Turn-off Failure for GTO-SCR at Location most remote from Gate Contact. magnified microphotograph below (Figure 4-6b).

In order to minimize such burn-out failures a method was thought that would prevent the formation of high current density filaments during the turn-off process. Dynamic Ballasting⁷⁷⁻¹, ⁸⁰⁻¹ or defocusing was investigated and proved to be a very effective remedy.

1. Defocusing Principle and Device Structure

Figure 4-7 is the schematic cross-section of an epitaxial GTO structure in which the standard high concentration, phosphorus doped cathode is replaced with a lower concentration, resistive ionimplanted N layer. Also, the center of the cathode is insulated, only the edge is contacted with the metal electrode.

The resistive layer is dimensioned such that for turn-on and the on-state, while modest current densities exist in the device, we can expect normal thyristor behavior; i.e., fast turn-on with high sensitivity and low forward voltage drop.

In the process of turn-off, however, when the electron-hole plasma is being squeezed toward the center high current densities will tend to develop locally beneath the insulated cathode section. Then, the lateral current flow in the resistive region will cause a voltage drop along the PN junction, and the cathode becomes debiased in the direction of the center. Consequently, the current injection will decrease rapidly because of its exponential dependence on the junction bias voltage according to the diode law.


Figure 4-7. Schematic of Epi-GTO featuring Resistive Cathode with Isolated Center to achieve Dynamic Baliasting (Defocusing) Devices designed and fabricated for the experiments to investigate the effectiveness of the Dynamic Ballasting concept were of the geometry Type 3 (see Figure 2-8, bottom counter). The epitaxial p-gate layer was about 30 micrometer thick and had a resistivity of $\sim 0.12\Omega$ cm. The epitaxial N⁻ region of the wide PNP base was about 50 micrometer thick with a resistivity of 500cm, followed by a 20 micrometer wide, 2.00cm layer to prevent early punchthrough. The 0.010cm boron doped substrate served as the anode¹.

2. Turn-Off With and Without Dynamic Ballasting

The cathode load response $I_{\vec{k}} = f(t)$ and the anode current $I_{\vec{A}} = f(t)$ for devices with dimensions and physical parameters given in the previous section are shown in Figure 4-8. The turn-off circuit and conditions used were the same as those applied in the series Schottky barrier experiments.

The top traces are the turn-off characteristics for a device having a standard, heavily doped cathode of $R_{sk} \sim 0.7\Omega/square$. The turn-off gate pulse is initiated at t = 35 microseconds. We detect an initial current drop across the load (left), a storage time $t_s = 15$ microseconds, and a fall time $t_f \sim 4$ microseconds, followed by a 25 microsecond tail period starting at a current of 1A.

The anode current (right) increases sharply when the gate turn-off pulse is applied, because the gate is grounded through the input driver and an additional low impedance path is provided.

¹For "defocused" devices, Series 97H the Mask MO4 (Figure B-le) was substituted with Mask MO5 (Figure B-lg, pp. 152).



Figure 4-8. Cathode Load Response I_{k} =f(t) (Left), and Anode Current I_{A} =f(t) (Right) for I

and Anode Current $I_A=f(t)$ (Right) for Epitaxial (N)PN⁻ N(P⁺) GTO-Thyristor with Std. Diffused Cathode Emitter (Top) and Resistive, Defocused Cathode Emitter (Bottom) T=125° C, Vert.=2 A/Div, Hor.=10 μ s/Div

During the tail period the anode current has still a considerable magnitude, starting with a value of 5A. The difference between anode current and cathode current is of course the gate current I_{gg} .

We see this device has a poor turn-off performance even at 25°C.

The bottom traces of Figure 4-8 are the turn-off characteristics for a device having an ion implanted cathode of $\sim 20\Omega/square$, metalized at the edge according to the schematic of Figure 2-7. Otherwise, structure and fabrication process were identical to the device above. Circuit conditions for turn-off remained also unchanged. The case temperature¹ was here raised to $125^{\circ}C$, however.

We see that in comparison to the non-ballasted device the storage time and fall time have drastically decreased, and the tail current through the load has just about vanished (left). The anode current (right) as well as the gate current pulse, and therefore also the turnoff energy are considerably diminished.

We observe this device has an excellent turn-off capability even at 125°C, which is the generally accepted upper temperature limit for reliable thyristor operation.

Figure 4-9 shows the turn-off portion for resistive cathode

^{&#}x27;In these tests the GTO's were operated at low duty cycles. Therefore, the case temperature is close to the actual center junction temperature.





emitters on a 5X expanded time scale over the traces in Figure 4-8. The bottom traces are just an expansion of the ones of unit 97/11H in Figure 4-8. The total turn-off time $(t_s + t_f)$ is only about 4 microsecond, the tail is indeed negligible, and the switching dissipation is small compared to the case for the standard cathode device (Figure 4-8 top).

The top traces in Figure 4-9 show a device (97/11G) with the identical resistive cathode as the one on the bottom. But here the entire cathode area is metalized. The response is slower and the switching dissipation is higher than for the "insulated cathode center" type. Yet, even in this case the ballasting appears to be rather effective over the standard cathode unit.

The shortened turn-off time, the reduction of the tail current, and increased turn-off capability at elevated temperatures are an indirect indication that for nominal values dynamically ballasted devices can be much safer operated than conventional GTO's

3. Summary of Results

The results of the experiments demonstrating the effect of dynamic ballasting are summarized in Table 4-1. Gate trigger current I_{gt} , forward voltage drop V_T , and maximum current turn-off capability are tabulated. The data represent averages of about 25 devices for

Geometry	l _: (m	gt nA)	V _T (V)	Max.	lturn-off (A)
Std. G400 R _{sk} ~.7 Ω/⊡	12.0	1.8	1.15	25	12
D3, PN-N ⁺ Epi R _{sk} ~.7 Ω/□	.7	.06	1.22	9	2
D3, PN ⁻ N⁺ Epi R _{Sk} ~20 Ω/□	.75	.10	1.48	15	13
D3, PN ⁻ N ⁺ Epi R _{sk} ∼20 Ω/□ + Defocusing	1.3	.22	1.53	18	14
	-40° C	+25° C	+25° C	+25° C	+125° C
D3, PN ⁻ N ⁺ Epi R _{sk} ~7 Ω/⊡ + Defocusing	.3	0.06	1.28	9.3	8.5
	-60° C	+25° C	+25° C	+25° C	+150° C

•••

•

•

 Table 4-1. Effect of Resistive Cathode and Dynamic Ballasting (Defocusing) on GTO Temperature Behavior.
 .

each test cell¹, except for the standard G400.

The desired characteristics are of course a small I_{gt} at low temperatures, a high I_T off (max) at high temperatures and a low forward voltage drop V_T .

The first data line shows best results obtained for a conventional, anode shorted device with the geometry shown in Figure 4-2 (G400) and having a standard triple diffused doping profile. Such a device needs 12mA for turn-on @ $-40^{\circ}C$, has a forward voltage drop of 1.15 volts @ 10A and $25^{\circ}C$, and it can turn-off 12A @ $+125^{\circ}C$.

Compared with these results are the all-epitaxial test devices described in section IV Bl. In particular, the second data line gives results for devices with a standard 0.7Ω cm cathode (Figure 4-8, top). As can be seen, this device is very sensitive (I_{gt} ~ 0.7 mA @ -40° C) for turn-on, however, it has lost its good turn-off capability at high temperatures (Now I_{T off (max)} $\sim 2A$).

The data shown in the fourth line are for the devices with an ion implanted cathode emitter of $20\Omega/square$, edge metalized (Figures 4-8, 4-9, bottom). As can be seen I_{gt} is still only of the order of lmA @ -40° C while the turn-off capability has increased to 14A at the high

¹The computer printout of static data for the devices of series 97E (standard 0.7Ω /square cathode) and of series 97H (implanted, defocused 20Ω /square cathode) is added as Appendix C.

temperature. The forward voltage drop has suffered an increase of 0.3 volts, however.

The final data line shows results for devices which were further optimized. The cathode sheet resistance was lowered from $\sim 20\Omega/s$ quare to $\sim 7.0\Omega/s$ quare and the epi-base resistivity was raised from $\sim 0.12\Omega$ cm to about 0.18Ω cm. A pronounced improvement in overall electrical characteristics was achieved. The temperature range of operation was substantially extended. Turn-on was obtained with $I_{gt} \sim 0.3$ mA @ -60° C and turn-off capability was measured to be I_{T} off (max) = 9.3A, 9.0A, and 8.5A for 25°C, 125°C, and 150°C, respectively. The maximum current that could be turned off was relatively independent of temperature.

The results show rather distinctly that Dynamic Ballasting gave very useful advantages.

....

V. CONCLUSION

A. High Speed-High Voltage Gate Turn-Off Device

1. The investigations of GTO-structures have shown that high speed-high voltage devices are feasible. It was demonstrated that the turn-off behavior is governed by pronounced two-dimensional effects. A narrow cathode width is of importance. Further, the introduction of an external gate series inductance and operation from a voltage source as input for turn-off will result in a safe return to the blocking state. The criteria being that:

- (a) during the fall phase the second derivative of the turn-off gain d^2I_A/dI_{gq}^2 remains positive,
- (b) the turn-off gain itself becomes less than unity during the tail period.

2. Further, fast turn-on t_r and fast turn-off t_f with a minimum recombination tail were simultaneously obtained through development of a special gold diffusion process. This process was critical such that:

- a high lifetime was designed into the active region of the device beneath the cathode emitter, and
- (2) a low lifetime was build into the vicinity of the anode emitter.

3. A resultant device demonstrated switching times of 100 to 400 nanosecond and switching power capabilities of 1.55 kw @ 50kHz with 97% device efficiency. This is quite an achievement over the existing state of the art.

B. Anode Shorts and Schottky Barriers

In the available design anode shorts have been used for improvement of turn-off and reliability of the device. These anode shorts, which are placed most remote from the gate terminal, represent a nonregenerative region (or by-pass transistor) which is very effective in extinguishing the final plasma filament during turn-off. They also reduce the recombination tail. However, the turn-on is now in general impaired, especially at low temperatures.

In our research design a Schottky barrier was introduced in series with these anode shorts, which fully restored the turn-on sensitivity, while the improvement in turn-off capability due to the anode shorts was retained.

C. Dynamic Ballasting (Defocusing)

The introduction of a slightly resistive cathode and an isolated center, metalized at the edge only will have the effect of dibiasing the cathode emitter junction while the plasma is squeezed into the "geometrical center of gravity" during turn-off. During normal onstate operation with nominal current densities a negligible additional forward voltage drop is experienced. During turn-off, however, locally high current density filaments develop because of plasma squeezing. The formation of these filaments is strongly counteracted by a lateral voltage drop in the cathode, and the exponentially dependent decrease of current injection toward the emitter center. Using this principle, the device operation was extended from -20°C to +125°C (for a conventional device) to a range of -60°C to +150°C for our research devices.

> . م

APPENDIX A

COMPUTER PROGRAM FOR PHOTO MASK SET GENERATION

The CAD artwork for the 3x3 array of test geometries (IIC, pp. 53) was generated by an "easy-to-use data-capture language" called PLOTS⁷⁵⁻⁴.

In this method geometric shapes are described as (usually opaque) polygons in a rectilinear coordinate system, either in terms of an absolute vertex location or as relative vertex coordinates in the directions left, right, top, and bottom from the previous vertex.

Thus basically, definitions D are created by a number of statements, consisting of strings of coordinates. These definitions may be placed in certain locations by "Q"-calls and are organized to appear on a specified photo mask M.

The PLOTS programs will then interface with either automaticdrafting equipment and CRT display systems for error checking and testing, or they will through an intermediate conversion serve to control a precision photoplotter for mask set fabrication.

In Figure A-1 is shown a sample PLOTS language statement (top), which is translated into the corresponding computer generated artwork (bottom).

10 #1 20 0 X2.8712 R1.6 T.5 L.6 T.5 L1 B1 /FIGURE 1 30 0 86,275 T.6 L.4 T.4 R1 T1 R1 82 L.5 T.6 L.S 8.6 L.6 JFIGURE? 40 P XR. PY14. R P1.6 81.6 11 TO XA. PY13.6 T1.7 JEIGURE 3 50 P X2.8Y5 TO X3.3 TO X3.8Y5.5 TO X4.5 TO X4.8Y58 60 TO X5.3 TO YE.6 TO X3.7 TO X2.875.8 TO YE FIGURE 34 70 W .4 BO L X7.8 YA.4 TO X8.7 TO X8.6YA.8 TO Y7 FIGURE 4 40 D1 XOYO JDEFINITION 2 100 M1 110 P X1.2YO #.5 T1.5 11.5 8.6 TO X1.7YO JFIGURE 6 120 W .4 130 L X2.6 VO T1.6 TO X2.7Y2 TO X0 ;FIGURE 7 IND E JEND OF DEFINITION 140 C JERU UP DEFINITION 150 Q 1 X2,877.5 JPLACES FIGURE 5 AT FIGUPE R 160 Q 1 X8,8710 ROTATE 7 JPLACES FIGURE 5 AS FIGURE 9 170 Q 10095 X6.8713.1 JPLACES FIGURE 16 AS FIGURE 10 180 QE X1.473 TO X10.4 TO Y22.4 14.4 T2 L4.6 TO Y3 JFIGURE 11 190 OH X7.676 TO X9.4 T7.6 12 81 12.5 TA 12.5 TO VA JFIGURE 17 200 OF X6.8Y.8 TO X9.8 T1.6 15 W1.6 JEIGURE 14 210 OH #7.2 V1.2 T.8 87.2 8.8 L7.7 #FIGURE 13



FIGURE A-1 SAMPLE PLOTS LANGUAGE STATEMENT (TOP) AND COMPUTER GENERATED ARTWORK (BOTTOM). THE "FIGURE" NUMBERS THAT FOLLOW THE PLOTS STATEMENTS (SEPARATED BY SEMICOLONS) CORRESPOND TO NUMBERED SHAPES ON THE ARTWORK (AFTER B.J. Korenjak 74-1)

Figure A-2 is the program defining the photo mask set which was used to fabricate the test devices described in Chapter III, and IVB.

For illustration purposes let us follow the steps that will generate the cathode emitter mask pattern of Device 3 (Figure 3-6, pp. 54 or Figure B-16, pp. 147, bottom left).

First a single site, D24 is defined by the statement

P XO Y-2.25 (R_{ight} 16 T_{op} 1) T2.5 (L_{eft} 16 T1) B_{ottom} 4.5 (line 1940)

Then in D25 (line 1960 to 2040) the <u>first quadrant</u> of the pattern is generated with the center of the (whole) pattern being the origin (fiducial point). Q calls place the single sites into the proper locations, create more of them by "and" statements (ex. line 1990) or rotate them, as done to get the vertical site close to the center (Q24 X4.75Y14R_{otate} 3, line 1970).

In D65 the quarter pattern is assigned to its mask level M3 (line 5320-5330) and stacked up with all other quarter patterns belonging to Device 3.

In D73 (line 6130) the cathode pattern is rotated and mirrored simultaneously with its 1st quadrant companions of the other masks such that all 4 quadrants (i.e., the entire pattern now exists). Finally, the call Q73 (line 6360) will place the cathode sites and all other mask levels into the lower left hand corner of the array of devices (called out as Q68 to Q75 (line 6310 to line 6380).

.

•

	0,00000
	600000000
W 1.0000 FULFULE DIAMETER BOUND	0000000000
L X 4.0000 Y 0.0 10 K -4.0000 Y 0.0	00000040
L X 3.8037 Y 1.0353 TU X -3.8037 Y -1.0353	00000050
	00000000
	00000000
L X Z.0204 Y Z.0204 U X -2.0204 Y -2.0204	0.00000000
LX 2.000 Y 3.4041 10 X -2.000 Y -3.4041	00000080
IX 1.0353 Y 4.8637 TUX -1.0354 Y -3.8647	00000040
	00000100
LX -1.0355 Y 3.803/ 10 X 1.0353 Y -3.803/	00000110
$1 \times -2.0000 \times 3.4041 10 \times 2.0000 \times -3.4641$	00000120
	0.61.03.000
	00000140
L X -3.8637 Y 1.0253 IU X 3.0037 Y -1.0353	00000150
	00000160
	00000170
UZ AVIVA PY DIFF IFI	
U X15412 K12 153 L12 K33 L2 K17 K2 B3	00000180
17 X53V-1 K12 T62 L4 T4 L8 866	00000140
	0,02,00,000
AT VOLIDE	
D3 X0Y0; P+ D1FF TD1	00000220
P_8-1732 k13 k3 (H14 K2) K2 K3 R105	0.00000
	000000
15 (157 KZ) 15 KZ4 05 (057 KZ) 010 4	00000270
<u>RIL 102 [14 L4] L02 B33</u>	00000250
	00000260
	00000270
D4 AUTU; FT DIFF TF2	00000200
W4	00000290
L X9 Y15 150	000000300
I YJTVII ISA AND IKIN	00000340
E ACTIE FOR AND INFO	000000000
L X031-1 102	000000220
	000000230
	00000340
NA YOYO HA DICE THE	00000450
DU AUTUS EV DIFF TUC. D V Lange UT F DU AUTUS ALL DE DA TE 17.2 ALL TA ALE LANA	
P X-1132 KI+5 D5 1012 KI 62 K5 12 1151 KI 14 L12+5 020	00000300
P X25.5 YIL R3 12 1141 R11 14 L5 64 (037 R1160	00000370
P X+1-5Y11 R3 T2 (1+1 K11 1+15 841841 R1182	0.00000.580
	00000340
T NULTUIT A NUTUT THE CARD OF THE NATION TO THE TAR	
U A-1131 KOZ 10 LOZ 00	00000400
	00000410
	00000420
0. X0VA- 04 1166 TP4	06.00440
W Z	UUUUU44U
L 20114 125 AND 149.5	00000450
	00000400
E 10. 5920 5 022 5 and 210.5	00000.70
- 第二人でサンチとクリート人とキジー ANU コーナキジー	
F V-110405 KT3 WM T1405	0000480
L X43YO R22 ANU 119-5	00000490
1 X42 Y19 R23 AND 119-5	00000500
	00000600
ር ለማደገረው በሬጥ ለዘሁ 11782 በ - የሰራት ሬ ሳራ እምታ ሬ / የ ሰማ ደ	
U X-1 131.97 KOZ 11.93 LOZ B1.93	00000520
<u>U X+1Y56 K24 I5 L24 85</u>	00000530
	00000540
	00000650
	0000000
P X-0.5714 R1 (T10 R1) TZ R0.5 B2 (b10 R1) R4 B4 R18 T1.55	00000570
(114(1) 12 14-5 12 148 113-5 851	000(11)580
\mathbf{D} we want to the test of tes	00000-000
TE ATTITUT INTO DIF NO 13 LO ILLO DIF UI ANU 41703	00000370
N YOJII'D IR FL (FTO RI) RI KI (KTO RI) KO	00000600

A-2a CAD PROGRAM, PAGE 1 OF 14

A-2 COMPUTER PROGRAM (PLOTS LANGUAGE) FOR ARTWORK GENERATION TO PRODUCE PHOTOMASK SET FOR 3 x 3 ARRAY OF GTO-DEVICES; LINE 10-8020, 14 PAGES (SEE APPENDIX B AND FIGURE 3-6).

131

.

P X65 Y27 T3 L7 (L16 61) 61 (K16 61) K7	0100000
P Xo5 Y36-5 T3 L8 (L10 B1) 81 R1(R10 81) 87	00000620
P ROS Y46 TALIA (ITO BIE B) (RIG BIE RB	00000-30
P X11 Y20 11 11 16 11) 15 H3 H5 (H14 11)	00000640
D VAL U20 6 11 11 14 14 14 14 19 10 11 1 AMA 710-5	00000000
	00000.000
P A-1 137 KIG (KIG 113 KLU DL+2 (KLO DL) KO (3+3 (L4 14) LO2 DO	
U XOI T-1 118-5 LI 122 LI 121-5 KO BOZ L4	00000001
É .	000000680
US XQ YO: P+ UIFF TP4	000000000
N 1-2	66666766
1 XCY13-5 T20-44NU 285-8	00060710
	00000720
	00000740
\mathbf{L} All 11287 Never and eited	00000760
L A42 -2 10 A22a2 600 312a0	
L X41-5 Y23-2 K23-5 AND 215-8	00000.00
L X40.5 Y40.6 R24.5 AND 315.8	00000770
U A-1 Y55.9 R32.5 TI.5 R33.5 I3.6 L4 14 LOZ 89.1	00000760
41 Xol Yol	00000790
	00000000
D9 X3 YO: P+ WIFF TU4 '	000000000
P Y-0-3 Y13-5 R0-6 (1)7 R0-6) T3.7 (1-6 64-7 (617 MO-6) ANDS	000000820
	00000446
0 11 5 V15 Have 1615 5 10 at 10 5 4 12 10 at 12 24 54 54	00000440
P ALLOO TLA REFERENCES TO STATE TO ALL T	00000040
P AILO 12040 R269 (RII 1060) 1060 (LII 1060) L2675	00000000
	00000890
P A42 12 1-9.3 [KL / BUAD] K312 [188 1312 [LL / BUAD]BHAD ANUS	
315-0	00000440
P X41.5 Y22.9 K1 (K17 B0.0) K525 /1.8 L0.5 (L17 B0.0) B0.6	00000930
P X41.5 Y2d.7 (K17 80.0) K0.5 IL.8 L0.5 (L17 80.0380.65	00000500
ANU 135-0	00000710
P X40+5 Y40+3 R1 (K17 00+0) K0+5 11+6 L7+5 (L17 00+0) 80+0	00000920
P X40.5 Y40.1 (R17 00.0) K7.5 TI.0 L7.5 (L17 00.0) 00.0 ANUS	00000930
215-0	00000940
P x-1 Y32 K12-0 H18-5 K1-4 H4 K18-5 T0-4 (115-5 T0-0) L1-55	00000-50
	00000
1 1-1 Y56 5 R42 5 11 2 R44 5 14 4 14 14 14 10 102	00000+70
U A I IJUEJ RJZEJ HEZ RJJEJ IJEJ LA IA LUZ UUEJ D VAI VO DA TJE LA NJE	
	00000480
U AJ7 19102 RD 1160 LD B1702	00001000
AT YOT ADT	nonotate
	00001020
UIU AUTU: P+ DIFF_IZ IPI NEG	00001030
H8	00001040
L XNY9 TZO	00001 35 0
L X40 YY T51	00001050
Ē	ööööïöïä
DIA XO YO: $P+01FF 12 (D) targe$	00001080
P X-1 VY K6 T0 (T14 12) T0 14 H26	00001040
P X35 Y9 KIN TA (139 12) TA LA HA (H39 12) HA	00001090
E E	00001100
112 YO VA: DA 1156 TO 162 ALL	
DIC AU TU; FT DIFF 12 1P2 NEG	00001120
	00001130
	000011+6
	00001150
L X30 Y8 151 ANU 1R18	ΰυύül μο ΰ
E	00001170
DI3 AQ YO; P+ DIFF T2 TU2 NEG	00001180

A2-2 CAD PROGRAM, PAGE 2 OF 14

A-2 COMPUTER PROGRAM (PLOTS LANGUAGE) FOR ARTWORK GENERATION TO PRODUCE PHOTOMASK SET FOR 3 x 3 ARRAY OF GTO-DEVICES; LINE 10-8020, 14 PAGES (SEE APPENDIX B AND FIGURE 3-6).

P X-1 112 83-5 15 1117 1115 12-5 822	00001190
P X 15-5 Y12 R5 T5 (137 L1) (5 L3 R5 (0 47 13) R5	80001200
D YA3-5 VA HS TS ITAL ILL TS IS HS INAL ILL HS AND IRIN	00001210
	05513000
DI4_XU TU; P+ DIFF 12 TP3 NEG	00001230
WZ.5	00001240
L X4.75 Y10 T24	00001250
L X35 Y15.75 L22	00001260
L X35 Y25-25 L24 ANU 314-5	00001270
1 X34 Y6-75 R24 AND 114-5	00001260
	00001240
L ADO TEDETJ NEM AND IITED I Vit Martin II.	00001270
5 X31 142.13 R24 AND 117.3	
	00001310
$D15 \land C \land V0; P+ UIFF T2 TD3 NLG$	00001320
P X3 Y10 K3.5 T4 (TTO L1) T4 L1.5 84 1810 L1)84	00001330
P X35 Y14 T3.5 L4 (L14 BL) L4 BL.5 K4 (K14 BL) K4	00001340
P X15 Y24-5 14-5 14 (116 B) + 14 B) - 5 K4 (RIO B) + K4 ANUS	00001350
4T0.5	01461 560
D YAU YA NG (NIN TI) NG TE NIG FILM NA NA NANA	66501 476
TTO 1 13 NT (NIO II) NT (II) LT (LIO II) LT DJ6J MND4	00001300
11703	<u> </u>
P X38 Y22 K4 (K16 11) K4 11.5 L4 (L16 11) L4 83.5 ANUA	00001330
119.5	00001400
P X37 Y4I R4 (R16 TI) R4 [1.5 L4 (L10 TI) L4 83.5 ANUS	00001410
119.5	00001420
£	06001430
616 X0Y0: P+ 015F 12 T04 NEG	00001440
	00001450
1 Y2 U VIA 5 12% MIS 106 M	00001.000
	00001410
L AII +2 TIO +0 K23 AND 012+0	00001400
L X39 52 Y249 K23 AND 315.8	00001430
L A38.5 Y26.1 K23 ANU 215.6	00001500
L X37.5 Y43.5 K23 AND 275.0	06061210
	00061526
U17 X.YO; ANDUE SHORT TU4. SINGLE SITE	00001530
P X0 Y-1-3 R3 (K17 T0-01K3 11-4 L3 (L17 10-01 L3 12-0	00001540
	00001556
DIR XOYOS PA DIAG TO THE NEE	00000000
	00001570
$\begin{array}{cccccccccccccccccccccccccccccccccccc$	00001540
	00001070
NIT A 24 + 2 TIO + O KZ ANU OID+ O	00004000
ATI Y 2405 1404 AND 21500	00001010
ULT AJK-2 Y20-1 ANU 215-8	00001020
VIT X37+5 143+5 AND 215+8	00001030
	00001+0
D19 XOYO; N+ UIFF TP1	00001050
0 X-1 Y15 R11 T14 L11 B14	00001.000
U X30 Y15 K20 T39 L20 639	00001670
	00000000
D20 X0 YC: N+ DIFF TO)	5 × 4 1 0 0 0 0
	00001000
P 839 815 325 1143 151 115 4049 4 21	<u> </u>
- AET 117 NEE 1197 LEJ LIU 1937 LEF	66001710
DEL AUTU, NY DIFF IFC	00001 (30
<u>no</u>	
	00001/50
	00001760
L XJ6 Y13 T41 AND 1K16	JJJJU1770

A2-3 CAD PROGRAM, PAGE 3 OF 14

•••

•

A-2 COMPUTER PROGRAM (PLOTS LANGUAGE) FOR ARTWORK GENERATION TO PRODUCE PHOTOMASK SET FOR 3 x 3 ARRAY OF GTO-DEVICES; LINE 10-8020, 14 PAGES (SEE APPENDIX B AND FIGURE 3-6).

E	08610000
D22 XOYOT N+ DIFE ID2	00001140
P X = I Y I / R 3 + 3 (1 12 L I) L 4 + 3 0 12 (1 1 1 - 3 - 3 - 3 - 3 - 3 - 3 - 3 - 3 -	00001800
P ALSO THE BY ITSELLET IN AND THE	
E	00001030
DZ3 X0Y0: N+ DIFF TP3	00001840
H 3.5	00001850
L X4.75 Y14 T10	1000100Ú
L X31 Y15.75 L14	00001920
L X31 Y25-25 L10 ANU 379-5	00001990
1 843 84475 RIG AND 1 942	00001890
L X42 123-73 KIG ANU 119-3	00001400
L X42 142.13 KIO AND 114.3	00001710
D24 XCYC: CATHODE TU3. SINGLE SIFE	00001930
P X0 Y-2-25 (k16 T1) 12-5 (L16 11) K4.5	00001940
	00001950
U25 X0Y0; N+ DIFF 103	00001200
<u>Q24 X4.75 714 R3</u>	<u>00001470</u>
P X31 Y13-5 (L14 11) 12-5 (R14 11) 64-5	00001960
424 X31 429-25 KZ ANU 319-5	00001390
424 A43 T4072 ANU 11702 124 Yuu Via 75 Jahr 110,5	00002000
124 Rat 442.75 AND 119.5	00002626
	00002030
Ď26 X840; N+ U1FF T84	0002040
<u>H1+0</u>	00002050
L RZAM YIJAD II / ANU IKDAB	00002060
L AIO TIJ KIJ+J I VIA 5 VIA U UI7 JNIJ ATS U	
$1 \times 42-5 \times 2-9 \times 17$ ANI $315-4$	00002000
L 441.5 Y/0.1 R17 AND 215.0	00002100
L X 40-5 Y43-5 K17 ANU 215-6	00002110
t.	00002120
<u>P27 X0Y0; CAIMULE ID4, SINGLE SILE</u>	0,00,2130
P XG V-1.1 (R1/10.6) 11 (L1/10.6) 82.2	00002140
5 12H X0Y0: N+ 1165 116	
127 X2-9 Y13-5 k3 ANU 185-6	00002170
P X31 .5 Y11.4 (L15.5 10.0) 11 (k15.5 10.0)82.2	00002180
427 X31.5 418.8 K2 AND 615.0	00005130
Q27 X42.5 Y2.4 AND 315.6	00002200
UZI XHIAZ YZOAL ANU ZIZAN	
427 A40+5 F45+5 AND 215+0	00002220
029 XGYO: CONTACT UPPN TP1	00002240
	00002250
0 x-0.5 Y15.5 R10 113 L10 D13	00002260
Q A30 - 7 Y15 - 5 R19 T38 L19 8-30	00002270
E NAC POYOR CONTACT AND TON A MARINE	00002260
U2 NOTO CUMIALI UPEN IPIT PEPULUS	
	00002300
L X0 Y15-5 T13	00002310
1. X34 Y15.5 138 AND 1R12	00002330
E	00002340
USI AQYO; CUNTACT BPEN TOI	00002350
	00002 <i>3</i> 60

••

·

•

A2-4 CAD PROGRAM, PAGE 4 OF 14

A-2 COMPUTER PROGRAM (PLOTS LANGUAGE) FOR ARTWORK GENERATION TO PRODUCE PHOTOMASK SET FOR 3 x 3 ARRAY OF GTO-DEVICES; LINE 10-8020, 14 PAGES (SEE APPENDIX B AND FIGURE 3-6).

P Y-0 5 Y15 5 R11 (114 (2) 19 R14	00002 170
P \$29.5 \$15.5 \$21 4138 121 117 1848 124	00002386
	00002390
TAZ YOYO+ CONTACT OVEN TOL. OFENCUS	00002400
	00002401
W AUTO U VA 5 VI6 5 07/112 . DIC	11002-10
F A343 T1343 KT(T13 L274	00002420
E/ 1013 N2/ 6 970 E 916 E 07 (T\$0 02) 17 (02) 131	00002430
	00002440
F X20+2 112+2 L1 (120 L21 K1 (020 K2)	00002450
E Daa yoyo, finitaft oolo 103	00002420
USS AUTO; CUNIACI UPEN IFZ	00002400
	00002400
	00002470
	00002500
L A30 11343 14044 AND 1818	00002520
E Dal yayas clutert dala tua lickolut	00002320
034 AUTO; CONTACT UPEN TP2; DEFDCUS	00002550
	00002550
	00002550
L AZAD VIJAJ VIIA" L VJO A VIJ J VAL A AND 145 2	00002,000
L AZU D TITAJ IDO TA ANU ILJEZ	00002560
L ADO 60 FLD6D FYV67 ANV FLD62 L Y65 5 M12 T T60 6 AN(4 L 5 2	00002300
	00003-00
С 026 томат слытает боем 102	00002000
US AUTO, CUNTACT GPEN IDZ	00002620
	00002640
	<u> </u>
\mathbf{P} V i h v i h a i i a i h a i i b a i i b a b i b a b b b b b b b b b b	00002650
	0,002,000
D 46 KOYO: NING & CATHUDE TH2 HEL	00002670
U2.2	00002680
L X-3-1 YO (140-4 R1)	00002640
	000027ÓŬ
	00002710
U37 XCYO: CUNTACT UPEN TUZ. UEFULUS	00002720
	00002730
W2 • 2	00002740
L A3.1 Y17.3 (111.4 L)	00002750
L X14.9 Y17.3 (136.4 R1)	00002760
L X21.1 Y17.3 (730.4 L1)	00002770
436 X36 Y13.3 AND 1R18	00002780
<u>E</u>	0000 <u>2</u> 790
D38 XOYO; CUNTACT OPEN 143	00002600
dē x010	00002610
W3.1	00002820
<u>L X4875Y1492 11500</u>	00002830
L X30.8 Y15.75 L13.6	00002840
L X30.8Y25.25 LI5.6 ANU_319.5	00002850
L X43.214.10815.0 ANU 119.5	00005900
L 346 221522 12 B12 10 ANU 1 1922	<u> </u>
L X46.2 142.070 RID.0 AND ITY.D	00002880
E CONTRACTORIA CATURALE THA HEF	00002890
D37 AUTU; SINGLE CAIMADE IPS DPL	00002900
CAVITI RIDIJ MNU IIZ	00002920
TAO YOYO: CINTAL'E HEAN THE WEAPTIN	664102430
V AUTOR CUTTALE OF EN ITS DETUGUS	00002740

A2-5 CAD PROGRAM, PAGE 5 OF 14

•

.

A-2 COMPUTER PROGRAM (PLOTS LANGUAGE) FOR ARTWORK GENERATION TO PRODUCE PHOTOMASK SET FOR 3 x 3 ARRAY OF GTO-DEVICES; LINE 10-8020, 14 PAGES (SEE APPENDIX B AND FIGURE 3-6).

•	
06 x0 Y0	00002450
939 X4.75 Y14.25 R3 1300 Y XA 75 Y14.25 R3	00002960
437 A3467723623 FC AND 31763	00002580
034 X42-25723-75 ANU 114-5	00002990
Q39 X41.25Y42.75 AND 119.5	00003000
WI	01060000
L X30.75414.75 LL3.5 ANU LL2	00004030
TT XOYO: SINGLE CATHODE THE	00003040
P X0Y-2 (R15.5T1) T2 (L15.5T1) 64	00003050
	000000
D41 XOYO; CUNTACT OPEN TD3	00003070
Q7 X070 Q77 X4 75 X14 25 P3	00005080
P x30 -75 y13 -75 (1)3 -5 111 T2 (R13 -5 T1) 84	60002100
077 X 20-75Y 25-25 RZ ANU 319-5	00003110
977 A43-2544-75 AND 174-5	00003120
Q77 x42.25423.75 AND 119.5	00003130
411 X41+221 42+12 AND 119+2	00003156
042 XCYO : SINGLE CATHODE TUB DEC	00003160
WI	00003170
$k \times 0Y - 1_{p} > (k_1 > 5_1)$	00003180
L XUYI-5 (KI5-581)	00003190
543 XDYO: CONTACT OPEN 103 DEEDCUS	00003210
	00003211
442 A4 75914 25 R 3	00003220
Q42 X30-75425-25 R2 AND 319-5	00003230
442 A43+2214+12 ANU 117+3	00003240
42 X41.25Y42.75 AND 119.5	00003260
Ŵ1	00003270
L X30+75414+25 (L13+511)	00003280
	00003290
D44 X0Y0; SINGLE LATHOUE TP+	01660000
W1	0(003320
	06660000
E Nas vovo- i (intal Triban Tra	00003340
	00003350
<u><u><u><u></u></u><u><u></u><u><u></u><u></u><u></u><u></u><u></u><u></u><u></u><u></u><u></u><u></u><u></u><u></u><u></u><u></u></u></u></u></u>	00000070
	00003380
L AIO+1713 KI2+3 044 F41-4718-6 U2 AND 615-6	00003390
	00003410
44 X41.6726.1 PNU 275.8	00003420
Q44 X40.6743.5 ANU 275.8	00003430
	00003440
MO.5	00003450
L XO Y-0.45 R16.8 AND 110.9	00003470
E	00003480
UAT XOXO; CUNTALT UPEN TP4 DEFUCUS	00003490
NG AUTU Nga X2-9 913-6 ka AND 185-8	00003500
	00003520

A2-6 CAD PROGRAM, PAGE 6 OF 14

••

.

A-2 COMPUTER PROGRAM (PLOTS LANGUAGE) FOR ARTWORK GENERATION TO PRODUCE PHOTOMASK SET FOR 3 x 3 ARRAY OF GTO-DEVICES; LINE 10-8020, 14 PAGES (SEE APPENDIX B AND FIGURE 3-6).

.

.

L X16-1 412-55 HIS-3 AND 110-9	00003530
Q46 XJI.4 Y18.8 KZ ANU 6T5.0	00003540
446 X42.6 Y2.9 AND 315.8	00003550
Q46 X41 .6 Y26 .1 AND 2 T5 .8	0003560
046 X40-6 X43-5 ANU 215-8	00003570
	00004560
DAR XAVA: SINGLE LATHINE THE	ñŭôŭ3 59 ŭ
$P_{10} = 1$ (1) $A_{10} = 1$ (1) $A_{10} = 1$ (1) $A_{10} = 1$ (1) $A_{10} = 1$	00003400
	00003-20
$0 \rightarrow 7$ ADIO, CONTACT OF EN TO $20 \rightarrow 0$	00003020
	00003050
440 A 247 11 290 R3 AND 183 0	<u> </u>
P X31.4 Y12 (L13.3 10.0) 10.8 (K13.5 10.0) D2	00003650
448 X 31 44 Y18 88 K2 ANU 61 248	00003000
48 X42.6 Y2.9 ANU 312.8	00003010
Q4H X41_6 Y20_1 AND Z15_8	0806000
448 X40.6 Y43.5 AND2T5.8	0699900
E	001600
D50 X0Y0: SINGLE LATHODE TU4, UFC	00003710
H0.5	00003720
L X0 Y-0.75 (Klos 8 10.0)	00003730
$\mathbf{L} \times 0 \times 0 = 75$ (8 load 80ab)	00003740
	00003750
DST XAYA: CONTACT OPEN TO4. DEFUCUS	00004760
	00001770
050 X2-4 Y13-6 H3 AND 1K5-H	00003240
	00004/90
1 841.4 412.25 11.15.4 10.51	00003170
	00003020
	00003020
	00003050
	00003040
	00003800
DZ ACTU, HEIAL FEI WEG	00003810
U XII 7-1 R30-5 110-7 L17 Doer L17-5 D10	00003830
U A-1 TIL RIU-2 1441 LIU-2 E441	00003900
	00003410
<u>U 8-1 132 B17 133 L17 B33</u>	00003420
U AZO 127 KZO 18 LZO 80	00003430
	00003940
	00003950
	00003760
U AIL T-L KJYDD / 100/ L21 800/ L1802 810	00003970
	00003490
U X-1 111 K1105 1407 L1105 6407	000034440
	<u> </u>
D54 XUYU; MEIAL TPZ NEG	0000+010
<u>U X-I Y-I R13 I9_L1.5 T4 L11.5 813</u>	00004020
U XII Y-I K40.7 TY L46.7 BY	00004030
<u>UX-1 Y11 84a7 16a5 44a7 60a5</u>	00004040
	000040>0
L X18 Y7.7 19.6	00004060
L_X30_Y7.7 T5.8 AND 1R18	÷ÜÓÓO4 ŰŽ Ő
	00004060
U X-1 Y32 RY T33 LY B33	00004070
U X-1 Y57 R62 TH L62 BB	00004100
E	00004110

A2-7 CAD PROGRAM, PAGE 7 OF 14

.

.

A-2 COMPUTER PROGRAM (PLOTS LANGUAGE) FOR ARTWORK GENERATION TO PRODUCE PHOTOMASK SET FOR 3 x 3 ARRAY OF GTO-DEVICES; LINE 10-8020, 14 PAGES (SEE APPENDIX B AND FIGURE 3-6).

USS XOYO; METAL TUZ NEG	0000+120
0 X-J Y-T KIJ 14 11+2 14 11+2 813	00004130
U X11 Y-1 R47.2 19 L47.2 69	00004140
0 X-1 Y1L R5.2 16.5 L5.2 16.5	00004150
	00004160
L X18 Y7.7 19.8	00004170
L_X36 Y7.7 T5.8 AND 1R18	0000+180
Q35 X 0 Y0	00004190
£	00004200
D56 XOYB; METAL TP3 NEG	00004210
O X-1 Y-1 R13 T9_L1 T4_L12 813	J0004220
0 X11 Y-1 R30 T17 L1 T19 L1 120.3 L6 647.3 L22 89	00004230
H3.1	00004240
L X4.75 Y11.d T2.5	00004250
L X33.2 Y15.75 L2.5 AND 419.5	00004260
L X40.6 Y4.75 R2.5 AND 179.5	00004270
L X39.8 Y23.75 R2.5 AND 179.5	00004280
L X38.8 Y42.75 R2.5 AND LT9.5	00004290
438 X0Y0	00004300
0 X-1 Y32 R14 T26 L14 B20	00004310
0 X10 Y32.5 518.5 K3 64 K2 1/ L2 115.5 L3	00004320
0 X61 Y-1 T21 L1 T19 L1 T19 K0 859 L4	00004330
£	00004340
DS7 KOYO: METAL TU3 NEG	00004.350
U X-1 Y-1 K13 19 L1.5 14 L11.5 B13	00064360
Q XII Y-1 R30 X17-5 L1 719-5 L1 719-8 L0 847-8 L22 89	00004 170
W4.1	00004.380
L X4.75 Y11.0 T2.5	00004390
L X33.2 Y15.75 L2.5 AND 479.5	00004400
L X40.8 Y4.75 R2.5 AND 179.5	0000+410
L XJ9-8 Y23-75 R2-5 ANU 179-5	00004420
L X38 88 Y42. 75 K2. 5 AND 174.5	00004430
<u>441 x040</u>	00004440
É .	00004450
D58 X0Y0; METAL TF4 NEG	ÜÜÜÜ44ō Ü
0 X-1 Y-1 R13 TY L0-5 T4 L12-5 813	00004470
0 All Y-1 K30 T22.1 L1 117.0 L1 117.2 L0 047.4 L22 04	00004480
	00004490
L X2.9 Y11.9 T1.8 ANU_1R5.8	00004 50 0
L X33.1 Y13 L1.8 ANU 775.8	06004510
L X40.9 Y2.9 KI.0 AND ST5.8	00004520
F X33°A X50°I KT°A VVN SI2°A	00004530
L A38.4 Y43.5 RI.8 ANU 275.0	00004540
<u>945 X CYO</u>	00009520
0 X-1 Y32 R14 T20 L14 826	00004560
Q X11 Y32.5 019 R2 04 R1.5 75.8 L1.5 117.2 L2	0000+570
U XOL Y-I 12408 LI 11704 LI 11708 RO UON L4	00004580
<u>E</u>	0000+590
USY XOYO: METAL TUY NEG	00004000
U X-1 Y-1 R13 T9 L0.5 T4 L12.5 B13	00004610
U XII Y-I ROU 122.4 LI 117.6 LI 117.2 LO 848.2 L22 89	00004620
με <u>, , , , , , , , , , , , , , , , , , , </u>	00004630
L X2. Y YII. Y II. U AND IKS. U	00004040
L X33-1 YI3 LIEB AND 715-0	00004050
L 840.9 YZ.9 RI.8 AND 375.8	00004000
1 829-9 149-1 Blog AND 215-8	00004070
L X38 - 9 143-> R1-8 AND 215-8	00004680
<u>449</u> X010	00004090
	00004700

A2-8 CAD PROGRAM, PAGE 8 OF 14

.

A-2 COMPUTER PROGRAM (PLOTS LANGUAGE) FOR ARTWORK GENERATION TO PRODUCE PHOTOMASK SET FOR 3 x 3 ARRAY OF GTO-DEVICES, LINE 10-8020, 14 PAGES (SEE APPENDIX B AND FIGURE 3-6).

•

U60 X0Y0: P1	600U+/1U
MI	00004720
42 X0 Y0	0 <u>0</u> 0 <u>0</u> 4 <u>7</u> 30
<u>M2</u>	<u>00004740</u>
QIO XCYO	00004750
M3	
Q19 XUTU	
M6	00004790 00004790
	000(4410
M7	00004470
U52 X0Y0	00004830
E	00004840
D61 X0Y0; D1	00004650
M1	<u>000040400</u>
Q3 X0 Y0	00004670
M2	• 00004880
GIT XUAO	00004890
	00004910
	00004720
MS	00004440
032 ACYO	0004 750
N7	0000++++++
Q53 X0Y0	00004 970
E	0000+980
Do2 X0Y0; P2	00004990
M1	00005000
	00005010
	00005020
	0000000
13 1321 VAYA	
M4	00005050
U33 X0Y0	.00005070
M5	00005080
444 X070	00005040
<u>M7</u>	00005100
Q54 X0YD	00005110
	00005120
	00005130
	00000100
013 X0Y0	a0005170
M3	00005180
Q22 XCY0	00005190
M4	00005200
Q15 X0Y0	00005210
<u>M5</u>	00005220
421 X 440	00005230
N (00005240
222 XUTU	00005250
NI	00003210
46 X0Y0	00002200 AAAA599A
	00003270

A2-9 CAD PROGRAM, PAGE 9 OF 14

A-2 COMPUTER PROGRAM (PLOTS LANGUAGE) FOR ARTWORK GENERATION TO PRODUCE PHOTOMASK SET FOR 3 x 3 ARRAY OF GTO-DEVICES; LINE 10-8020, 14 PAGES (SEE APPENDIX B AND FIGURE 3-6).

	201000
117 NOVO	00005410
	000000000000000000000000000000000000000
M3	00005320
023 X0VA	06005330
n4	0000000000
Q38 X0Y0	00005350
	0.0005.100
	00006470
M7	00005380
	00005390
	40005.00
	00002400
065 X0Y0: 03	00005410
	00005420
	00005.000
QT AUTU	00000450
M2	00005440
015 X0V0	00005457
	00005464
925 X010	00002470
	00002480
	00005-00
M5 .	00002500
043 X 3YO	00005510
47	00005520
	60615520
<u>957 ACTO</u>	00703230
	00005540
066 X0Y0: P4	00005550
	00005560
178 224	000005570
<u>40 /////</u>	
MZ	00002280
n) P X CAO	00005590
	666665666
	00005-10
	000000020
Q45 X YO	06002630
	04.105660
	000000000
	<u><u><u>nav</u>n5e20</u></u>
M7	00005660
USH XCYO	00003570
	00005-40
	000000000
	TAAAAAAAA
Mi	66665730
10	- ñ6005 71 0
	00006 220
	00009720
	00005730
M3	00005740
634 Y 346	00005750
R4	00002100
<u>U49_X0Y0</u>	<u>_69005770</u>
M5	06005760
251 *070	00005 200
	60005770
	00002000
<u>Q59 XCYO</u>	00005810
	00005820
	00005420
	000000000
	00005840
460 x76Y70 K2	00005850
U60 X76Y/p 84	00005660
	00005.70
	V UUUD85 U

A2-10 CAD PROGRAM, PAGE 10 OF 14

•• •

.

A-2 COMPUTER PROGRAM (PLOTS LANGUAGE) FOR ARTWORK GENERATION TO PRODUCE PHOTOMASK SET FOR 3 x 3 ARRAY OF GTO-DEVICES; LINE 10-8020, 14 PAGES (SEE APPENDIX B AND FIGURE 3-6).

140

.

	00005890
	00005-00
YOL A TOTIO	
VOL XIGYIO KZ	00002410
Q61 X76Y76 84	00005920
	00005910
AOT VIOLOGO	
	00005940
D70 X0Y0: P2	00005950
167 X 76 YTA	00005560
NOZ A TOT TO KZ	00003310
Qo2 X76Y70 R4	00005980
167 X76Y76 Rb	00065440
	0000-000
	00000010
UK3 ¥76Y76	00006020
	0000-020
WOS ATOTIOR2	000000000
	00006040
No3 X76Y76 85	00000005050
	0000-0-0
D72 X040; P3	00006070
064 X76Y76	08040000
104 A 10110 KZ	00000070
464 X 161 16 K4	00000100
U64 X76Y76 R5	000000110
	00000120
	00000130
465 X76Y76	00006140
065 176176 07	0000-150
	00000150
	00000100
405 X70Y70 R5	00000170
	00006180
	00000100
D 74 XUTU i P4	00000140
<u>466 X76Y70</u>	00000200
466 X 76 X 76 X 7	000066210
	00000210
NOD VIDIIO KA	00006220
You X70176 R5	00000234
	00006240
675 YAXO + 04	
	00008250
467 376416	00000200
967 X76Y76 KZ	00006270
NOI VIOIO KO	00006290
	000000200
	00006310
Q70 X152 Y3R4;P2	1660000
$071 \times 152 \times 102$	11040 46 L
777 WS67 WS64 Tub	
VIC ADVT 1007 F0	000000000
	00000500
074 X 104 V 152 : F4	00000371
	0.000000000
	7 2 0 V 0 20 V
DIOI XUTO	UUUU00400
MI:P+ GATE II OI	00000-14
11 + 40 - 2012 20 + 501 20 + 50	
	00000420
W13	00000430
L XUT40-5 KNO AND 1 TO7	1310 044 6
	00000000
	<u><u><u><u></u></u><u></u><u><u></u><u></u><u></u><u></u><u></u><u></u><u></u><u></u><u></u><u></u><u></u><u></u><u></u><u></u><u></u></u></u></u>
U AU TU KZU IZULZU BZU AND 1 K6U	00006460
	00000470
1 AO ¥10 640	000000000
P VA LIA KAA	00000400

A2-11 CAD PROGRAM, PAGE 11 OF 14

• .

A-2 COMPUTER PROGRAM (PLOTS LANGUAGE) FOR ARTWORK GENERATION TO PRODUCE PHOTOMASK SET FOR 3 x 3 ARRAY OF GTO-DEVICES; LINE 10-8020, 14 PAGES (SEE APPENDIX B AND FIGURE 3-6).

W2	00006490
E X98 Y3 R13 T12 86 T12 124 612 R6 613	000665000
M_{2} : $P + ANDOF T2 A2$	0000-510
	00000220
L XIUI 46.22 R0.12 II2 R0 13.5 LIT.5 83.5 R0 813.23	00006530
0 X0+5 Y40+5 R79 179 L79 b79	00006540
M3: N+ CATHOUE TI 03	00006550
	00006560
L ALD TOLED KOU ANU IIDI	00000570
L X21-5 Y55 I5U_AND IR37	00000280
O X100 ¥40 R20 120 L20 B20 ANU 1160	00006590
144	0.000000
	00005510
	0000++20
#£83 	
L XIUI 10.23 K0.13 112 K0 13.3 L11.3 D3.3 K0 D13.23	0000650
M4: LUNIALI UPEN IMETAL REV.1 04	00000640
O X31 Y71 R18 T18 L18 B18	00006650
W11	0.0000000
1 XIA YA1-6 RAK AND 1137	00006670
$\begin{bmatrix} 1 & 1 & 0 & 1 & 0 & 1 & 0 & 0 & 0 & 0 &$	
A21 02 120 140 ANU 1837	
L AI 140.5 K/B ANU 1107	00000690
L X0.5 Y41 T78 ANU 1R67	00006700
D X0 Y0 K20 T20 L20 H20 ANU JK60	00006710
0 X100 Y40 826 120 120 620 eND 1100	000 06 720
	<u>00005 770</u>
L X2 110 124 R04 184 R24	00000140
U X90YO R9 TI5 L9 BI5 AND IRZI	00006750
W3	00006760
L X110-5 Y12 116-5 L27 Blo-5	00000770
	0000-740
	30005 700
	00000170
L ALVE TO 12 R342 112 KO 14+3 LLOB 3 64+3 KO BL2+13	
MDILUNIALI UPEN (METAL REV.) UD	00006810
O X31 Y71 R18 T18 L18 B18	00006820
MIL THE TRANSPORT	00006440
1 X16 Y61-5 R68 AND 1737	00000 000
	00006850
P VT 14005 KTO WID TIOL	ດັດດັດອອອີດ
L X0+5_Y4I_1/8_ANU_IR07	00006870
U_X0 Y0 K20 120 L20 K20 AND 1K60	000008800
0 X100 Y40 820 120 120 120 ENU 1160	0000-490
W4	00005600
1 Y J Y 10 T 24 U 84 TUA D 24	
5 AL TIC TET AUT TOT AT A VOAD by TIK TA DIE AND DOOR	00000910
<u></u>	<u> </u>
CW	00000440
L AILUS YIL IIOS L27 BLOS	00000440
L XY6 ¥1.5 R14	00006950
H1.5	00006960
1 X102 You 75 H5-25 112 Ho 14-5 110-5 Hh 5 H6 H12 75	0000-070
AND AND THE TRACE TIE TO ITED LIVED DIED TO DIEDID	
NA NEAR IT AN	00000380
	00000490
	00007600
L X98.5 YZ1 K13	00007010
N7; CUNTACT OPEN (METAL REV.) 04	00607011
A X31 Y71 81A TIN 11A BIN	0000701 7
E GAV TO LED RMO AND LIDE	00001014
F 961 45 150 144 AND 1K31	00007015
L XI T40.5 K/b ANU 1167	00007016

A2-12 CAD PROGRAM, PAGE 12 OF 14

A-2 COMPUTER PROGRAM (PLOTS LANGUAGE) FOR ARTWORK GENERATION TO PRODUCE PHOTOMASK SET FOR 3 x 3 ARRAY OF GTO-DEVICES; LINE 10-8020, 14 PAGES (SEE APPENDIX B AND FIGURE 3-6).

.

L X0.5 Y41 178 ANU 1807	0000/01/
Ū XO YO RŽO TŽO L ZO BŽO ANU 1K60	00007018
0 X10C Y40 R20 120 L20 820 ANU 1 T60	000070I y
W4	00007021
1 X2 YIQ 124 HH4 TA4 H24	00007322
0 X40 V0 R4 T15 14 R15 AND 1821	00007023
	0000702
пј 1 унун буна тис 6 кай рис 6	0000702 +
L X70 11.03 K14	00007020
	00007027
L X102 Y0. /5 K5.25 112 K0 14.5 L10.5 84.5 K0 512.75	00007028
MO: GLASS GRID ALKEY OL3	00001029
U X90 YO R9 T15 L9 B15 AND 1k21	00007030
¥3	00007040
L X118-5 Y12 116-5 L27 B16-5	00007050
i Xun Y1.5 k14	00007060
	06067676
1 YIA VA 76 05.36 TI2 04 TA 5 ILA 6 44.5 04 412-75	00007080
E AIVE TOTTS RSTEED TIE RO 1445 ELDES DATAS RO DIETTS	0000704
	00007091
NOT MESA II VO	00007110
WB.	00007120
L XO Y4_R150_7146 L146 8150	00007130
M8: GLASS GRID ALKEY 013	<u>i))00714U</u>
W11	00007141
L XO Y5+5 K148+5 T143 L143 B148+5	00007150
E	00007160
Ď103 X0YJ	00007170
	33557160
$H = 8,0000 \pm RING 1,00 \pm 0,0000 + 0,00 \pm 42,0000$	00007190
	00007.00
	00007200
	00001210
	00001220
L A 7.7277 T 0.7701 10 A 0.4701 T 7.4774	00001230
L X 1.6100 Y 9.3300 IU X 4.1813 Y 11.4900	00007240.
LA 2.1264 Y 11.0565 UX 1.0116 Y 12.1432	00001250
L X 2.1000 Y 12.0000 IU X -2.1000 Y 12.0000	00007260
M B	00007270
$W = 11_{0}0000$; RING 1.0. 10.0000 U.D. 32.0000	00007280
<u>L X 10,5300 Y -2,1006 TC X 10,5000 Y 2,1000</u>	00007290
L X 10.0935 Y 0.0906 TU X 9.0(05 Y 4.7534	00007300
LX 10.1500 Y 3.4313 THX 8.0500 Y 7.0087	016.70000
L X 8.9099 Ý 5.9401 Từ X 5.9401 Ý 8.9099	00007320
LX 7-0080 Y 8-0500 TU X 3-4313 Y 10-1500	00007 440
LX 4-7544 V 9-6065 10 4 0-6966 V 10-6945	00007 -0
	00007450
	00007460
0123XCY0	00007-70
N102 N174127	00007390
	0000(400
<u>X{X?~{}{}{}}</u>	<u></u>
	0000/420
ÄTA3 YTALI31 K3	00007430
	00007440
	00007450
MG; MESA 11 06	00007460
MG	00007470
Ł X9 Y4 R150 T146 L146 8150	00007480

A2-13 CAD PROGRAM, PAGE 13 OF 14

A-2 COMPUTER PROGRAM (PLOTS LANGUAGE) FOR ARTWORK GENERATION TO PRODUCE PHOTOMASK SET FOR 3 x 3 ARRAY OF GTO-DEVICES; LINE 10-8020, 14 PAGES (SEE APPENDIX B AND FIGURE 3-6).

MU; GLASS GRIU 012	00007490
W11 1 X0 V5.5 R144.5 T143 1143 4144.5	00007500
	04007520
	00007530
W 8.0000 ; KING 1.U. 10.0000 U.U. 32.0000	00007550
$1 \times 12.0000 \text{ y} = 2.1000 \text{ Ju} \times 12.0000 \text{ y} = 2.1000$	
L X 11.4500 Y 4.1813 TU X 9.3500 Y 7.8187	00007560
L X 9.9599 Y 6.9901 TU X 6.9901 Y 9.9599	00007590
L X = 5.1284 Y = 11.0205 IU A = 1.0710 Y = 12.1435	00007010
L X 2.1000 Y 12.0000 TU X -2.1000 Y 12.0000	00007620
H -11.0000 ; KING I.U. 1.).0000 0.U. 32.000	00007630
$L \times 10.5000 \text{ y} -2.1000 \text{ J} \times 10.500 \text{ y} 2.1000$	00007650
L X 10+6935 V 0+6966 10 X 9+6657 V 4+7534 L X 10+1500 V 3+4313 TU X 8+0500 V 7+0687	00007660
LX 4.9099 Y 5.9401 TUX 2.9401 Y 4.9099	00007080
LX /•0686 Y 8•0500 10 X 3•4313 Y 10•1500 1 X 4•7536 Y 9•6065 TU X 0•6666 Y 10•6945	00007690 00007700
L X 2.1000 Y 10.5000 TU X -2.1000 Y 10.5000	00007710
9105 x-1Y-1	00007730
Q104 X137Y137 0104 X137Y15 P1	00007740
4104 X15Y15 R2	
Q104 X15Y137 K3	00007770
4123 X152 Y152	00007740
9105 X0 Y304 ANU 2R152	00007800
	00007620
<u>U76 XCY0; UUTBURUER</u>	00001030
₩0 L X-10Y-6 R472 1468 L468 8472	00007850
	00007860
M2	00007890
WID XUTU M3	00007900
Q76 X010	00007920
	00007930
<u>M5</u>	00007950
476 XUYO Mg	0000 / %60 0000 7 %70
476 XOYO	00007980
<u>H7</u> 076 ¥6¥0	00007990
H8	00004010
Q76 X0Y0	00008020

A2-14 CAD PROGRAM, PAGE 14 OF 14

.

.

A-2 COMPUTER PROGRAM (PLOTS LANGUAGE) FOR ARTWORK GENERATION TO PRODUCE PHOTOMASK SET FOR 3 x 3 ARRAY OF GTO-DEVICES; LINE 10-8020, 14 PAGES (SEE APPENDIX B AND FIGURE 3-6).

APPENDIX B

PHOTO MASK SET FOR 3x3 ARRAY OF GTO DEVICES

The mask set for fabrication of the test geometries used for studying the behavior of GTO devices is shown in this appendix Figure B-la to B-lf.

.

FIGURE B-1a MO1, P⁺ GATE CONTACT DIFFUSION

1.

FIGURE B-1 PHOTOMASK SET FOR FABRICATION OF 3 X 3 ARRAY OF GTO TEST GEOMETRIES, CENTER CONTAINS DIAGNOSTICS AND ALIGNMENT PATTERN. (FOR DIMENSIONS AND USE IN PROCESS SEE PP 53-55, AND 56-58, RESPECTIVELY)

.008 (3)	لندادي مسلم معلم المراجع المراجع مسلم المراجع مسلم المراجع مسلم المراجع مسلم المراجع مسلم
T T T	

FIGURE B-1b MO3, CATHODE EMITTER DIFFUSION

.

.

147

.



FIGURE B-1C MO6, MESA DEFINITION



FIGURE B-1d MO8, OXIDE SHELF REMOVAL



FIGURE B-1e MO4, GATE AND CATHODE CONTACT OPEN


.....

FIGURE B-1f MO7, DEFINE METAL ELECTRODES



FIGURE B-Ig MO5, GATE AND CATHODE CONTACT OPEN (DEFOCUS)

APPENDIX C

STATIC DATA FOR GTO'S WITH STANDARD CATHODE AND DYNAMICALLY BALLASTED CATHODE

A printout of static data from computer tested gate turn-off thyristors is given in this appendix.

Figure C-1 shows the data for GTO's of Device Type 3 with an all-epitaxial structure and a standard $0.7\Omega/square$ cathode diffusion (series 97E).

Figure C-2 shows the data for GTO's of Device Type 3 having a $20\Omega/square$ resistively ballasted, defocused cathode (series 97H).

The first line in these data tables gives the quantity measured, current or voltage. The second line specifies the voltage or current at which the value for this measured parameter is recorded, except for I_{gt} , where it is the maximum trigger current available. The third line indicates the upper limit of the computer range. R_{GK} is a resistor added in parallel to the gate-cathode. LOT 97-E 11/16/78

TESTED TO

G4000-5 H. BECKE 11/3/77

VDRXM	VDRXM	IDRXM	VKA						
10. OUA	200. UA	500V	450V	2507	225V	1257	1157	207	. 500MA
700V	700V	1000UA	1000UA	1000UA	1000UA	1000UA	1000UA	10. OUA	100 V
RGK=1K	RGK=1K	RGK=1K	RGK=1K	RGK=1K	RGK=1K	RGK=1K	RGK=1K	RGK=1K	

UNIT	۷	V	UA	UA	UA	UR	UA	UA	UA	۷
1	716.	716.	1.	1.		1.			. 05	93. 2
2	7.	716.	20.	20.	19.	19.	19.	19.	10. 23	95. B
3	672.	678.							19	87) 5
4	716.	716.							- 17	92. 8
5	144.	172.	1023.	1023.	1023.	1023.	1.	•	12	91. 3
6	716.	716.							13	94. 8
7	4.	716.	16.	16.	15.	15.	15.	15.	10.23	96.4
8	716.	716.	2.	2.	2.	2.	2.	2.	1.81	989
9	716.	716.	2.	2.	1.	2.	1.	1.	1. 95	952 7
10	13.	716.	10.	10.	10.	10.	10.	10.	9.43	95.4
11	679.	630.				•		•	16	99. Ø
12	8.	716.	14.	14.	14.	13.	13.	13.	10.23	85.8
13	285.	366.	1023.	1023.	7.	5.	4.	4.	3.41	98. 9
14	698.	705.				•	•		- 12	84.7
15	654.	676.	2.	2.	1.	1.	2.	1.	1.00	93. 5
16	716.	716.		•		•	•		13	92. 7
17	716.	716.	•	•		•	•	•	17	81.0
18	716.	716.	4.	4.	4.	4.	4.	4.	3.67	95. 5
19	716.	716.	1.	1.	1.	1.	1.	1.	. 78	95. 8
20	716.	716.	1.			•			11	97. 2
21	17.	716.	10.	10.	10.	10.	Э.	9.	8. 67	73. 8
22	108.	134.	1023.	1023.	1023.	1023.	92.	39.	12	96. 3
23 1	716.	716.	7.	7.	7.	7.	7.	7.	6.32	98. 9
24	716.	716.	•		•		•		12	96. 7
25	654.	666.	•				•	•	16	91. 6
26	716.	716.	•	•	-1.		•	•	15	55.6
27	716.	716.	•			•	•		16	89. 1
28	716.	716.	2.	2.	2.	2.	2.	2.	1. 79	94. 1
29	716.	716.			•	1.	1.	1.	. 03	89. Ø

FIGURE C-10 FORWARD BLOCKING V_{DRXM} , REVERSE LEAKAGE I_{DRXM} , REVERSE BLOCKING V_{KA}

FIGURE C-1 STATIC DATA OF COMPUTER - TESTED ALL-EPITAXIAL GTO-THYRISTORS. LOT 97E; STANDARD CATHODE, R_{SK}~0.7Ω/□ (SEE CHAPTER IV, TABLE 4-1) LOT 97-E 11/16/78 ⁽

•••

TESTED TO

.

G4000-5 H. BECKE 11/3/77

	IGT1+	IGT1+	IGT1+	IGT1+	VGT1+	VKG	VT1	VT1	VT1	VT1
	30	30	30	30	30	. 500MA	16	5A	10A	15A
	100UA	1000UA	10MA	100MA	1 0V	100 V	10MA	10MA	10MA	10MA
UNIT	UA	UA	MA	MA	v	v	v	v	V	v
1	77.6	87.	. 20	1.6	. 66	17. 2	. 85	1.02	1. 18	1.31
2	57.4	67.	. 14	1.5	. 62	17. 0	. 87	1.01	1. 17	1.30
3	94.4	102.	. 20	1 . E	. 61	17. 7	. 87	1.04	1, 18	1.32
4	87. 7	96.	. 20	1.6	. 64	17.7	. 87	1.03	1, 17	1.30
5	99. 3	108.	. 21	1.7	. 56	1 7. B	. 87	1.02	1. 17	1.31
6	102.3	117.	. 21	1.7	. 63	17. 5	6°7	1 02	1. 18	1, 32
7	44.6	5 3.	. 13	1.4	. 68	17.1	87	1 04	1. 17	1.30
8	65. 6	74.	. 18	1.5	. 64	17.4	. 86	1 02	1, 17	1.30
9	63.5	72.	. 1.9	1.5	. 55	17.1	. S-	1.63	1.1ϵ	1, 29
10	60, 8	70.	. 16	1.5	. 63	17. 1	. 86	1.02	1 17	1.30
11	89.0	97.	. 20	1.6	. 62	17.6	. 86	1.02	1. 17	1.31
12	65. 2	75.	. 16	1.5	. 64	17.1	. 86	1.03	1. 18	1.31
13	69, 6	69.	. 18	1. 5	. 60	17. 1	. 86	1.01	1. 17	1.30
14	95, 0	103	. 21	1. E	. 63	17. 5	. 86	1.02	. 1.17	1.30
15	69.4	69	. 18	1.5	. 60	17, 5	. 86	1.01	1. 17	1.31
16	89.0	97.	. 21	1.6	56	16, 8	. 85	1.01	1. 17	1.30
17	66.0	74	. 19	1.5	. 63	17.8	. 85	1, 02	1.16	1.30
18	63.5	70	18	1.5	€.	17.1	87	1 03	1.17	1.39
19	62 0	71	19	1.5	68	17 1	87	1. 64	1, 17	1. 29
29	68.0	77	19	1.5	6-	17.6	. 86	1.02	1.17	1.30
21	73 6	83	17	15	64	17 0	. 87	1.03	1, 17	1. 31
22	85.5	97	20	1.6	66	17.7	86	1.03	1.17	1.30
27	52.9	62	16	1.5	55	17.2	. 87	1.04	1, 17	1.31
24	07 7	1 61	20	1 6	63	17.8	86	1 62	1 17	1.30
25	97 B	102	. 20	16		17 4	. 00 86	1 62	1 17	1 30
26	21 1	100	21	1.6	63	17.4	. 86	1.02	1 18	1.31
27	68.3	77.	. 19	1. ē	. 57	17.9	. 86	1.02	1. 1E	1.30
28	55, 9	65	. 18	1.5	. 68	17. 5	. 86	1. 02	1. 17	1.30
29	66.2	75.	. 19	1.6	. 63	17.5	. 86	1. 02	1, 17	1.30

FIGURE C-1b GATE TRIGGER CURRENT I_{gt} ON STATE VOLTAGE $V_T = f(I_T)$

.

155

LOT 97-E 11/16/78

•

•

TESTED TO

G4000-5 H. BECKE 11/3/77

	VT1	VT1	VT1	VT1	VT1	VT1	VT1 1EC	VT1 DOG	VT1	VT1 ZOO
	SOH	50H 4 GMO	70H	10040	JH	100	10000	40040	100MO	70H 400M0
	10MH	200H	1000	100MH	10000	10000	100NH	TEGUL	TROUM	Teena
UN	IT V	v	v	V	V	v	v	V	V	V.
	4 4 70	2 4 9	2 74	97	1 64	1 18	1 21	1 70	2 29	2 74
		2.13	2.14	. 01 QQ	1 64	1 17	4 30	1 68	2.20	2 69
	2 1.00	2.10	2.09		1 64	4 4 8	4 32	1 73	2.20	2 82
	- 3 - 1. (S - 4 - 59	2.24	2.02	. 01	1 62	4 47	4 70	1 69	2.20	2.02
	4 1.07 E 4.20	2.10	2.72	. 01	4 87	4 47	1 20	1 69	2.10	2 71
	D 1.67	2.10	2.71	. 60	1.02	4 4 9	4 32	4 72	2.10	2.72
	5 1.12 7 4 20	2.22 0.45	2.10	. 00 02	4 64	4 47	4 70	4 69	2.22	2.10
	r 1.66	2.10	2.00	. 00 05	1 02	4 47	4 70	1 29	2.10	2.00
	8 1.69	2.18	2.71	. 80	1.02	4 45	1.50	1 67	2.10	2.11
	9 1.67 40 4.67	2.14	2.00	. 00	1.01	1 47	1.23	4 67	2.17	2.00
	10 1.67	2.10	2.00	. 00	1.01	4 4 7	1.30	1.07	2.10	2.01
	11 1.69	2.19	2.73	. 86	1.01	1.17	1.51	1.65	2.19	2.73
	12 1.70	2.19	2.73	. 85	1.03	1.18	1.31	1.70	2,19	2.(3
	13 1.68	2.16	2.68	. 86	1.03	1.17	1.50	1.60	2.10	2.07
	14 1.68	2.16	2.69	. 86	1.03	1.17	1.30	1.68	2.16	2.69
	15 1.70	2.19	2.74	. 86	1.03	1.17	1.31	1.70	2.19	2.74
	16 1.69	2.18	2, 71	. 87	1.02	1.17	1.30	1.69	2.18	2.71
	17 1.68	2, 16	2.70	. 87	1.02	1 16	1.30	1.68	2.16	2.70
	18 1.68	2, 16	2.69	. 87	1, 02	1. 17	1.30	1.68	2.16	2.69
	19 1.67	2. 14	2, 66	. 87	1. 02	1. 16	1, 29	1.67	2.14	2.66
	20 1.69	2. 17	2.71	. 86	1.02	1. 17	1.30	1.68	2, 17	2.71
	21 1.69	2. 18	2.71	. 87	1, 02	1. 17	1.31	1.69	2, 18	2. 71
	22 1.69	2. 18	2.71	. 86	1. 01	1. 17	1.30	1, 69	2. 18	2. 71
	23 1.70	2, 19	2.74	. 86	1. 01	1. 17	1.31	1,70	2.19	2, 74
	24 1.68	2. 17	2.70	. 86	1.01	1.17	1.30	1.68	2, 17	2,70
	25 1.69	2. 13	2.71	. 86	1. 81	1 17	1.30	1.69	2.18	2.71
	26 1.70	2, 28	2.74	. 86	1. 62	1. 17	1. 31	1.70	2, 20	2.74
	27 1.68	2, 16	2.70	. 86	1. 01	1.16	1.30	1.68	2, 16	2.70
	28 1.68	2.16	2, 69	. 86	1.03	1, 17	1.30	1, 68	2, 16	2.69
	29 1.68	2, 17	2.70	. 86	1, 01	1. 17	1.30	1, 68	2, 17	2.70

FIGURE C-1C ON-STATE VOLTAGE $V_T = f(I_T)$

.

.

-

156

'G-4000-5 LOT#97H H. BECKE 11/30/78

TESTED TO

G4000-5 H. BECKE 11/3/77

.

VDRXM	VDRXM	IDRXM	VKA						
10. GUA	200. UA	500V	450V	250V	225V	125V	115V	207	. 500MA
700V	700V	1000UA	100008	1000UA	1000UA	1000UA	1000UA	10. OUA	100 V
RGK=1K	RGM=1N	R6K≈1K	RGM=1N	RGK=1K	RGK=1K	RGK=1K	RGK=1K	RGK=1K	

UNIT	V	۷	UA	UA	UA	UA	UA	UA	UA	Υ.
1	288.	507.	. 211.	129	4.	2.			12	97.6
2	411	716.	26.	16.	1.	1.			20	95. 7
3	381	716.	11.	10	8.	8	7.	7.	4, 85	56.8
4	716.	716.	2.	1.	1.	1.	1.	1.	03	85.6
5	696.	716.	1.	1.					09	86, 9
Ē	591	716.	4	2.					18	55. 2
7	476	716.	15.	8.					- 10	84, 9
ė	109.	380	1023.	464	53.	37.	10	9.	7.24	52.3
ġ	716.	716.	1.	1.	1	1.	1.	1.	05	99.0
10	642	716.	ຮ.	7.	Е.	6.	5.	5.	3, 79	66, 6
11	716.	716.	2.	1.	1.	1	1.		01	94-7
12	530.	716.	8.	€.	2.	2	2.	2.	1.15	93.7
13	81.	211	1023.	1023	473.	297.	23.	18.	5, 57	95.7
14	528.	716.	9.	5.					08	99.0
15	261	537.	167.	115.	9.	· 5.			13	94.1
16	716.	716.	3.	3.	2.	2.	1.	1.	. 26	97.1
17	716	716.	1.	1.	1.	1.	1.	1.	03	99. 1
18	684	716.	З.	2.			•		14	69.1
19	324	683.	57.	40.	З.	2.			20	99. Ø
วัต	 	598	98.	61.	2.	1.	•		10	93, 0
24	469	716	17.	9					-, 20	81. 3
22	643	716	2.	1.					16	98, 9
27	 	716	21	18	13	13.	13	13.	10.23	90.7
24	716	716	1	1.	1.	1.	1	1.	65	96.9
_ ·										

FIGURE C-20 FORWARD BLOCKING V_{DRXM}, REVERSE LEAKAGE I_{DRXM}, REVERSE BLOCKING V_{KA}

FIGURE C-2 STATIC DATA OF COMPUTER-TESTED ALL-EPITAXIAL GTO-THYRISTORS. LOT 97 H; IMPLANTED, DEFOCUSED CATHODE, $R_{SK} \sim 20 \Omega/\Box$ G-4000-5 LOT#97H H. BECKE 11/30/78

TESTED TO

.

64000-5 H. BECKE 11/3/77

• .

	IGT1+ 30 100UA	igt1+ 30 1000ur	IGT1+ 30 10MA	igt1+ 30 100ma	VGT1+ 30 10V	VKG . 500MA 100 V	VT1 1A 10MA	VT1 58 10MA	VT1 10A 10MA	VT1 15A 10MA
UNIT	UA	UR	MA	MA	۷	V	V	V	V	۷
1 2 3 4 5 6 7 8 9 0 112 13 14 15 16	102.3 102.3 102.3 102.3 102.3 102.3 102.3 102.3 102.3 102.3 102.3 102.3 102.3 102.3 102.3 102.3 102.3 102.3	255. 303. 4800. 276. 2809. 455. 455. 305. 305. 305. 305. 305. 305. 305. 3	. 37 . 57 . 557 . 350 . 59 . 50 . 50 . 50 . 50 . 50 . 50 . 50 . 50	8888888888888878888 1111111111111111111	. 72 . 75 . 71 . 72 . 71 . 72 . 75 . 75 . 65 . 75 . 64 . 73 . 75 . 75	19,28 19,86 119,69 114,17,59 19,69 19,09 19,00 100 100 100 100 100 100 100 100 100	999 1.023 1.023 1.1.020 1.1.020 1.1.020 0.001 1.1.020 0.001 1.1.1.1.1.1.1.1.1.1.1.1.1.1.1.1.	1,30 1,38 1,38 1,30 1,30 1,30 1,30 1,30 1,30 1,30 1,30	1,52 1,51 1,61 1,52 1,52 1,52 1,53 2,50 1,55 1,55 1,55 1,55 1,55 1,55 1,55 1	1 1 8262126327954523 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
17 18	102.3	304. 291. 201	.37 .36	1.8	. 64 . 67 71	20.0 14.5 20.0	. 99 . 99 1 81	1.27 1.28 1.29	1.51	1.71
19 20	102.3 102.3	321. 237.	. 30	1.0	. 72	20.1	1.01	1.30	1.54	1.73
21 22	102.3 102.3	234. 247.	. 29 . 31	1.7 1.7	. 64 . 72	13.5 19.8	. 99 1. 01	1.29 1.30	1.51 1.54	1.71
23 24	102.3 101.3	390. 335	. 45 40	1.8 1.8	. 74 . 71	20.0 19.9	1.01 1.01	1.33 1.30	1, 54 1, 55	1.74 1.75

FIGURE C-2b GATE TRIGGER CURRENT Igt, ON-STATE VOLTAGE $V_T = f(I_T)$

•

.

Ł

;

158

(--4000-5 LOT#97H H. BECKE 11/30/78

TESTED TO

64800-5 H. BECKE 11/2/77

•

	VT1	VT1	VT1	∀71	vt1	VT1	VT1	VT1	VT1	vt1
	30A	508	706	18	5A	108	15A	30A	50A	70a
	13M6	10MA	10NA	190MA	100MA	186MA	100MA	100ha	100MA	100ma
UNIT.	V	۷	Ŷ	Ŵ	Ŷ	۷	۷	۷	۷	V
12845678881284567898 111284567898	23 25 54 73 28 56 4 6 8 57 4 5 2 2 5 2 2 3 4 2 2 2 2 2 2 6 4 6 8 2 7 4 5 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	33 5 6 1 6 3 3 1 6 9 3 9 1 6 8 4 8 2 7 6 1 2 4 2 2 4 2 3 2 3 8 8 9 3 9 1 9 1 6 8 4 8 2 7 6 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8	4 4 7 7 8 7 8 8 7 9 3 7 7 1 3 9 5 1 4 9 9 7 8 7 8 7 9 3 8 7 9 3 7 7 1 3 9 5 1 5 5 9 7 7 7 4 5 1 5 1 5 5 5 7 7 7 4 5 1 5 1 5 5 5 7 7 7 4 5 1 5 1 5 1 5 1 5 1 5 1 5 1 5 1 5 1 5	99954 99954 1199999206200000 119999920600000000 1111111111111111111111111111	1.1.1.1.279.0.1.28 1.1.1.1.279.0.1.28 1.1.1.1.1.1.2.29.0.1.28 1.1.2.29.0.1.28 1.1.2.29.0.1.28 1.1.2.29.0.1.28 1.1.2.29.0.1.28 1.1.1.1.1.1.1.1.1.1.1.1.1.1.1.1.1.1.1.	11111111111111111111111111111111111111	$\begin{array}{c} 1,71\\ 1,782\\ 1,762\\ 1,772\\ 1,772\\ 1,773\\ 1,753\\ 1,755\\ 1,775\\ 1,755\\ 1,755\\ 1,757\\ 1,757\\ 1,757\\ 1,757\\ 1,757\\ 1,773\\ 1,773\\ 1,773\\ 1,73\\$	31 월 55 54 41 11 30 57 60 80 85 77 41 50 11 20 20 20 20 20 20 20 20 20 20 20 20 20	339816.331793919168558276 3799168831799391688558276 389322222322323239391688558276	9389387937139 54695547937139 1971213935555517742
21	2, 21	2, 81	3, 45	1, 00	1, 29	1, 51	1, 71	2, 21	2.31	3, 45
22	2, 26	2, 87	3, 53	1, 01	1, 30	1, 54	1, 74	2, 26	2.87	3, 53
23	2, 25	2, 86	3, 52	1, 01	1, 32	1, 54	1, 74	2, 25	2.86	3, 52
24	2, 29	2, 90	3, 58	1, 01	1, 32	1, 55	1, 75	2, 28	2.90	3, 58

FIGURE C-2c ON STATE VOLTAGE $V_T = f(I_T)$

•

.

.

.

.

BIBLIOGRAPHY

- 57-1 R. Beaufoy and J. J. Sparks, "The Junction Transistor as a Charge Controlled Device", <u>ATEJ</u>, Vol. 13, pp. 310-324 (Oct. 1957).
- 58-1 I. M. Mackintosh, "The Electrical Characteristics of Silicon P-N-P-N Triodes", Proc. IRE, Vol. 46, pp. 1229-1235, 1958.
- 58-2 C. W. Mueller and J. Hilibrand, "The 'Thyristor' a New High Speed Switching Transistor", <u>IRE Trans. El. Dev.</u>, Vol. 5, pp. 2-5, 1958.
- 60-1 J. M. Goldey et al, <u>IRE-AIEE Solid State Device Research Con</u>ference, Pittsburgh, PA, June 1960.
- 60-2 R. H. vanLigten and D. Navon, "Base Turn-Off pnpn Switches", 1960 IRE WESCON Conv. Record, pt. 3, pp. 49-52, 1960.
- 61-1 J. M. Goldey, I. M. Mackintosh and I. M. Ross, "Turn-Off Gain in p-n-p-n Triodes", <u>Solid State Electronics</u>, Vol. 3, pp. 119-122, (Sept. 1961).
- 63-1 R. L. Longini and J. Melngailes, "Gated Turn-On of Four Layer Switch", IEEE Trans. El. Dev., ED 1e, pp. 478, 1963.
- 66-1 E. D. Wolley, "Gate Turn-Off in pnpn Devices", <u>IEEE Trans. E.D.</u>, Vol. 13, pp. 590-597, (July 1966).
- 66-2 W. M. Bullis, "Properties of Gold in Silicon", <u>Solid State</u> Electronics, Vol. 9, pp. 143-168.
- 67-1 C. R. Turner, "Second Breakdown Resistant Transistors", <u>EEE</u>, Vol. 15, July 1967.
- 71-1 <u>RCA Designers Handbook</u>, "Solid State Power Circuits", Technical Series, SP-52, pp. 128-130.
- 72-1 J. L. Lampert, "Einstellung der Lebensdauer in der Silizium-Technologie", Dissertation, <u>Technical University Carolax</u> Wilhelmina, Braunschweig, Germany, 2/24/72.
- 73-1 T. Matzuzawa, "Spreading Velocity of the ON State in High Speed Thyristors", <u>El. Eng. Japan</u>, Vol. 93, No. 1, pt. C, pp. 136-141, (1973).

- 73-2 Y. C. Kao, J. B. Brewster, "Recent Development in Gate Controlled Switches", <u>IEEE Power Electronics Specialists Conference</u> 1973, 90-6, 1973 11-13, June 1973.
- 73-3 E. D. Wolley, R. Yu, R. Steigerwald, F. M. Matteson, "Characteristics of a 200 Amp Gate Turn-Off Thyristor", <u>1973 8th Annual</u> <u>Meeting of the IEEE Industry Applications Society</u>, 251-7, 1973, 8-11 Oct. 1973.
- 74-1 M. Kurata, "A New CAD-Model of a Gate Turn-Off Thyristor", <u>IEEE</u>, <u>Power Electronics Specialist Conference 1974</u>, pp. 125-133, 1974.
- 74-2 I. R. Ehrstein (Editor), "Semiconductor Measurement Technology: Spreading Resistance Symposium", <u>NBS Special Publication</u> 400-10, December 1974.
- 74-3 Y. C. Kao and J. B. Brewster, "A Description of the Turn-Off Performance of Gate Controlled Switches", <u>IEEE Conf. Rec.</u>, <u>Am. Mtg. IAS</u>, pp. 689-693, 1974.
- 75-1 H. W. Becke and J. M. Neilson, "A New Approach to the Design of a Gate Turn-Off Thyristor", <u>IEEE</u>, <u>1975 Power Electronics</u> Specialist Conference, pp. , (June 1975).
- 75-2 K. P. Lisiak and A. G. Milnes, "Platinum as a Lifetime Control Deep Impurity in Silicon", J. Appl. Phys., 46, No. 12, pp. 5229-5235 (1975).
- 75-3 J. Cornu and A. Jaecklin, "Processes of Turn-On of Thyristors", <u>Solid State Electronics</u>, Vol. 18, No. 7/8, pp. 683-689, (1975).
- 75-4 B. J. Korenjak, "PLOTS: A User-Oriented Language for CAD Artwork", <u>RCA Engineer</u>, Vol. 20, No. 4, pp. 20-23, Dec./Jan., 1975.
- 75-5 R. L. Steigerwald, "Application Techniques for High Power Gate Turn-Off Thyristors", IEEE, 1975 IAS Am. Mtg., pp. 165-174.
- 76-1 M. D. Miller, "Differences Between Platinum and Gold-Doped Silicon Power Devices", <u>IEEE Trans. El. Dev., ED 23</u>, No. 12, pp. 1279-1283 (1976).
- 76-2 H. W. Becke, E. McKeon, J. Neilson, J. Wojslawowicz, "Gate Turn-Off Silicon Thyristors: User Instructions", <u>Elektron Int. (Austria)</u>, No. 6, 209-14, 1976.

- 76-3 K. P. Ohka, E. D. Lucas, Jr., "Gate Turn-Off SCRS (Provide Fast and Efficient Alternatives to Power Transistors)", <u>Electron</u> Des. (USA), Vol. 24, No. 26, 60-3, December 20, 1976.
- 77-1 H. W. Becke, "Ballasted Gate Controlled Semiconductor Device", British Provisional G. Br., #04943/77, 2/7/77.
- 77-2 H. W. Becke, "A High-Speed High-Voltage Epi Base GTO", <u>1977</u> <u>International Electron Devices Meeting</u>, 46A-46D, 1977, 5-7, December 1977.
- 77-3 R. O. Carlson, Y. S. Suri, H. B. Assalit, "Life Time Control in Silicon Power Devices by Electron or Gamma Irradiation", IEEE Trans. ED., 24, pp. 1103-1108, (August 1977).
- 77-4 M. Okamura, T. Nagano, T. Ogawa, "The Current Status of the Power Gate Turn-Off Switch (GTO)", <u>IEEE/IAS 1977 Int'l Semiconductor</u> Power Conversion Conference, pp. 39-49, March 1977.
- 77-5 K. Kishi, M. Kurata, K. Imai, N. Seki, "High Power Gate Turn-Off Thyristors (GTO's) and GTO-VVVF Inverter", <u>Power Electronics</u> Specialists Conference 1977, 268-74, 1977, 14-16, June 1977.
- 77-6 H. Ohashi, M. Azuma, T. Utagawa, "High Voltage, High Current Gate Turn-Off Thyristor", Toshiba Rev. (Int. Ed.)(Japan), No. 112, 23-7, Nov.-Dec. 1977.
- 77-7 M. Azuma, A. Nakagawa, K. Takigami, "High Power Gate Turn-Off Thyristors", J. Appl. Phys. (Japan), Vol. 17, Suppl. 17-1, 275-81, 1977.
- 77-8 T. Sueoka, S. Ishibashi, H. Udagawa, A. Honda, Y. Yamaguchi, "High Power Gate Controlled Thyristors", <u>2nd International Con-</u> <u>ference on Power Electronics-Power Semiconductors and their</u> <u>Applications</u>, 1-4, 1977, 27-29, Sept. 1977.
- 78-1 T. Nagano, M. Okumara, T. Owaga, "A High Power, Low-Forward-Drop Gate Turn-Off Thyristor", <u>1978 IAS</u>, pp. 1003-1006.
- 78-2 M. A. Kalfus, H. W. Becke, "Switching Circuit", <u>U.S. Patent No.</u> 4 117,350, September 26, 1978.
- 78-3 R. E. Locher, "Use of Latching Transistors for Power Control and Conversion", <u>PECC</u> '78 Record, 202-9, 1978, 13-15, June 1978.
- 78-4 O. Aina, P. O. Shafer, E. D. Wolley, "Characteristics of a 25 Amp 800 Volt Latching Transistor (GTO)", <u>Industry Applications</u> Society IEE-IAS 1978 Annual Meeting, 1978.

- 78-5 M. Sailer, "An Electronic DC Switch Using Gate-Turn-Off (GTO) Thyristors", <u>Elektromeister and Dtsch. Elektrohandwerk</u> (Germany), Vol. 53, No. 10, 792, May 1978.
- 79-1 H. W. Becke, "Gate Turn-Off Thyristor with Anode Rectifying Contact to Non-Regenerative Section", <u>U.S. Patent</u> 4 137,545, January 30, 1979.
- 79-2 R. Amantea, "An Approximate Closed-Form Model for Simulating Thyristor Forward-Blocking Characteristics", <u>IEEE Trans.</u> <u>Electron Devices (USA</u>), Vol. Ed-26, No. 11, 1782-9, Nov. 1979.
- 79-3 M. Naito, T. Nagano, H. Fukui, Y. Terasawa, "One-Dimensional Analysis of Turn-Off Phenomena for a Gate Turn-Off Thyristor", IEEE Trans. ED, Vol. 26, 1979, pp. 226-231.
- 79-4 D. H. Dickey and J. R. Ehrstein, "Spreading Resistance Analysis of Silicon Layers with Nonuniform Resistivity", <u>NBS Special</u> Publication 400-48, May 1979.
- 79-5 R. Amantea, "A Measurement Technique and Algorithm for Determining the N-P-N and P-N-P Alphas of a Thyristor", <u>IEEE</u> <u>Trans. Electron Devices (USA</u>), Vol. ED. 26, No. 6, 948-53, June 1979.
- 80-1 H. W. Becke, "Gate Controlled Semiconductor Device", <u>GB Patent</u> 1,558,840, January 9, 1980.
- 80-2 M. I. D'yakonov and M. E. Levinshtein, "Parameters of a Current Filament in a Gate-Current-Controlled Thyristor and its Turn-Off Gain", <u>Sov. Phys. Semicond.</u>, 14(3), pp. 283-5, March 1980.
- 80-3 E. F. McKeon, R. Buckley, "Gate Turn-Off Thyristor Motor Control Circuits", <u>New Electron (GB</u>), Vol. 13, No. 10, 33-4, 37, May 13, 1980.
- 80-4 M. Azuma, K. Takigami, "Anode Current Limiting Effect of High Power GTO's", <u>IEEE Electron Device Lett. (USA</u>), Vol. Edl-1, No. 10, 203-5, October, 1980.
- 80-5 Y. Ikeda, S. Sakurada, "Gate Turn-Off Thyristor and Drive Circuits", <u>Hitachi Rev. (Japan)</u>, Vol. 29, No. 3, 127-30, July 1980.

ATTACHMENT

.

.

LIST OF PUBLICATIONS

LIST OF PATENTS

LIST OF PUBLICATIONS

- H. W. Becke, R. P. Misra, "Investigation of Gate Turn-Off Structures", 1980 IEDM COnf. Rec., December 8, 1980, pp. 649-653.
- H. W. Becke, "A High-Speed High-Voltage Epi Base GTO", IEDM Conf. Rec., December 5, 1977, pp. 46A-D.
- H. W. Becke, E. McKeon, M. Kalfus, "Characteristics and Turn-Off Circuit Considerations for RCA GTO SCR's (G 400)", AN-6671, RCA publ. 12/78.
- H. W. Becke, J. Neilson, "A New Approach to the Design of a Gate Turn-Off Thyristor", 1975 PESC, pp. 292-299.
- 5. P. J. Kannan, J. P. White, J. O. Olmstead, H. W. Becke, A. Blicher, "Power Integrated Circuits with Dielectric Isolation", Int. Electron Device Meeting, December 1972, 14.6, pp. 100-102.
- J. F. Reynolds, A. Rosen, B. E. Berson, G. C. Huang, J. M. Assour, H. W. Becke, R. Amantea, "Coupled TEM Bar Circuit for L-Band Silicon Avalanche Oscillators", IEEE Journal of Solid State Circuits, Vol. 5, December 1970, pp. 346-353.
- R. Amantea, H. W. Becke, P. Bothner, J. White, "High Voltage Laminated Overlay Power Transistors", RCA Engineer, Vol. 17, No. 4, Dec.-Jan. 1971-72, pp. 57-61.
- R. Amantea, H. W. Becke, J. P. White, "Laminated Overlay Power Structures: A New Technological Approach to High Frequency and High Power", IEEE, International Convention Digest, March 1969, pp. 200-201.
- H. W. Becke, "A Low-Threshold High Efficiency Injection Laser of Semiplanar Geometry", International Quantum Electronics Conference, May 1968, pp. 50.
- 10. F. M. Lamorte, W. Agosto, G. Kupsky, H. W. Becke, N. Pennucci, "Degradation Phenomena of Operating Life in Gallium Arsenide Electroluminiscent Diodes", Inst. Phys., Phys. Soc. (Great Britain), Conference Series No. 3, 1966, Symposium on Gallium Arsenide, pp. 118-125.
- 11. H. W. Becke, J. P. White, "Gallium Arsenide Fet's Outperform Conventional Silicon MOS Devices", Electronics, June 12, 1967, pp. 82-90.

- 12. H. W. Becke, J. P. White, "Gallium Arsenide Insulated Gate Field Effect Transistors", Inst. Phys., Phys. Soc. (Great Britain), Conference Series No. 3, 1966, Symposium on Gallium Arsenide, pp. 219-227.
- H. W. Becke, R. Hall, J. P. White, "Gallium Arsenide MOS Transistors", Solid State Electronics, 1965, Vol. 8, pp. 813-823.
- H. W. Becke, D. Flatley, D. Stolnitz, "Double Diffused Gallium Arsenide Transistors", Solid State Electronics, 1965, Vol. 8, pp. 255-265.
- 15. H. W. Becke, D. Flatley, W. Kern, D. Stolnitz, "The Diffusion of Zinc Into Gallium Arsenide to Achieve Low Surface Concentrations", Trans. Metall. Soc. A.I.M.E., Vol. 230, No. 2, March 1964, pp. 307-311.
- 16. T. Scheler, H. W. Becke, "Negative Resistances, Transistors and their Interdependence in Feedback Circuits", Frequenz, 1957, Vol. II, No. 7 and 8, pp. 207-217, and 250-259 (in German).

LIST OF PATENTS

- 1. G.B. 1,558,840, "Gate Controlled Semiconductor Device", 1/9/80.
- 2. U.S. 4,137,545, "Gate Turn-Off Thyristor with Anode Rectifying Contact to Non-Regenerative Section", 1/30/79.
- 3. U.S. 4,117,350, "Switching Circuit", 9/26/78.
- 4. U.S. 3,769,561, "Current Limiting Integrated Circuit", 10/30/73.
- 5. U.S. 3,659,334, "High Power Frequency Device", 5/2/72.
- U.S. 3,569,798, "Double Heat Sink Semiconductor Device", 3/9/71.
- 7. U.S. 3,488,835, "Transistor Fabrication Method", 1/13/70.
- 8. U.S. 3,355,636, "High Power High Frequency Transistor", 11/28/67.
- 9. U.S. 3,321,682, "Group III-V Compound Transistor", 5/23/67.
- U.S. 3,255,056, "Method of Forming Semiconductor Junction", 6/7/66.
- 11. German, DBP 1,084,316, "Amplifiers and/or Oscillators with Several DC-Series Connected Transistors of Same Conductivity Type", 11/9/61.