# **Copyright Warning & Restrictions**

The copyright law of the United States (Title 17, United States Code) governs the making of photocopies or other reproductions of copyrighted material.

Under certain conditions specified in the law, libraries and archives are authorized to furnish a photocopy or other reproduction. One of these specified conditions is that the photocopy or reproduction is not to be "used for any purpose other than private study, scholarship, or research." If a, user makes a request for, or later uses, a photocopy or reproduction for purposes in excess of "fair use" that user may be liable for copyright infringement,

This institution reserves the right to refuse to accept a copying order if, in its judgment, fulfillment of the order would involve violation of copyright law.

Please Note: The author retains the copyright while the New Jersey Institute of Technology reserves the right to distribute this thesis or dissertation

Printing note: If you do not wish to print this page, then select "Pages from: first page # to: last page #" on the print dialog screen



The Van Houten library has removed some of the personal information and all signatures from the approval page and biographical sketches of theses and dissertations in order to protect the identity of NJIT graduates and faculty.

3) A

# MICROPROCESSOR BASED DIGITAL LOGIC SIMULATOR,

BY

) KEVIN DRESHER

A THESIS

PRESENTED IN PARTIAL FUFILLMENT OF THE REQUIREMENTS FOR THE DEGREE

OF

MASTER OF SCIENCE IN ELECTRICAL ENGINEERING

TA

NEW JERSEY INSTITUTE OF TECHNOLOGY

This thesis is to be used only with due regard to the rights of the author. Bibliographical referces may be noted, but passages must not be copied without permission of the College and without credit being given in subsequent written or published work.

Newark, New Jersey
1980

## APPROVAL OF THESIS

Α

# MICROPROCESSOR BASED DIGITAL LOGIC SIMULATOR

BY

KEVIN DRESHER

FOR

DEPARTMENT OF ELECTRICAL ENGINEERING
NEW JERSEY INSTITUTE OF TECHNOLOGY

BY

FACULTY COMMITTEE

APPROVED:	
	- Company of the Comp
*	
	And the second s

Newark, New Jersey
1980

### AN ABSTRACT

Α

# MICORPROCESSOR BASED DIGITAL LOGIC SIMULATOR

by

Kevin Dresher

Advisor: Dr. Robert DeLucia

Submitted in Partial Fulfillment of the Requirements for The Degree of Master of Science in Electrical Engineering July 1980

It is the intent of this thesis to acquaint the reader with a tool which is available for use in the digital circuit design field. The reader is now able to totally simulate via DLS the digital logic design he creates on paper before it ever takes a hardware form. The computer program accepts a detailed description of the schematic and creates timing diagrams, loading statistics, cross references, and various lists for future documentation.

The user needs no programming knowledge and will find the requirements to run a simulation with DLS extremely user oriented. The simulation descriptions and command language are tailored to logic design applications. The format is straight forward, utilizing standard English

163056

language and logic design concepts. To code a design for simulation the designer needs only a well labeled circuit diagram, where all the inputs and outputs of each element has a label. With the addition of a few simulation parameters DLS will take the network description and form a program in memory which will recreate the operations of the digital circuit.



## Dedication

I would like to thank the people that are and were close to me for threatening me with bodily injury if I did not complete this work.

## TABLE OF CONTENTS

Chapter			<u>Title</u>	Page
CHAPTER	1	WHY	ANOTHER SIMULATOR?	1
		1.1	Need for Simulators	1
		1.2	Levels of Simulation	2
		1.3	Gate Level Simulation	4
		1.4	DLS a Microprocessor Based Program	8
CHAPTER	2	THR	EE VALUE SIMULATION	10
		2.1	Use of Ternary Algebra	10
		2.2	Propagation Hazard Example	14
		2.3	Oscillation Error Example	16
		2.4	Don't Care Example	18
CHAPTER	3		LE DRIVEN SIMULATION HNIQUES	20
		3.1	Modeling Approach	20
		3.2	Table Driven Simulation Method	21
		3.3	Dual Table Simulation	22
		3.4	Table Setups	27
CHAPTER	4	THE	DLS PROGRAM	32
		4.1	DLS Program Structure	32
		4.2	Source Program Requirements	34
		4.3	The Controller/Editor	37
		4.4	The Controller/Editor Program Listing	41
		4.5	The DLS Compiler	53
		4.6	The Compiler Program Listing	66
		4.7	The DLS Executer	82

Chapter		<u>Title</u>	Page
		4.8 The Executer Program Listing	90
		4.9 General Purpose Routines and Memory Allocation	112
CHAPTER	5	USING THE DIGITAL LOGIC SIMULATOR	118
		5.1 Design Examples	118
CHAPTER	6	CONCLUSION	138
		6.1 A Few Last Words	138
		BTBT.TOGRAPHY	140

# LIST OF FIGURES

<u>Figure</u>	<u>Title</u>	Page
1-1	Time Delay Modeling	5
2-1	Two Value Truth Table	11
2-2	Combinational Hazard Detection	12
2-3	Digital Latch With Hazard Example	15
2-4	Oscillating Test Circuit	17
2-5	Don't Care Example	19
3-1	Dual Table Operation	23
3-2	OR Gate Simulation	26
3 <b>-</b> 3	DLS Table Breakdown	28
3-4	Simulation Tables	30
4-1	Memory Allocation	33
4-2	Command Word Format	36
4-3	Source Program Update Routine	38
4-4	Controller Routine	39
4-5	Command Function Selection Routine	40
4-6	Compiler Function Routine	54
4-7	Sum Function Routine	56
4-8	Prnt Function Routine	57
4-9	Symb Function Routine	58
4-10	Setup Function Routine	61
4-11	Pack Function Routine	62
4-12	Io Function Routine	64
4-13	Exec Function Routine	84
4-14	Updat Function Routine	85
4-15	Gate Simulation Routine	87
4-16	Outp Function Routine	89
5-1	Race Condition Example	118
5 <b>-</b> 2	Adding a Delay Block	120

Figure	<u>Title</u>	Page
5-3	Another Race Circuit	122
5-4	Full-Adder Circuit	126
5-5	Asynchronous Finite State Machine	131
5-6	Circuit with Race Condition	134

#### CHAPTER 1

#### WHY ANOTHER LOGIC SIMULATOR?

## 1.1 Need for Simulators

The use of computers to assist in the engineering of digital systems is not a new idea. Design automation schemes have been in existence since the first generation computers. The original computer systems were mainly concerned with production logistics such as generating wiring schedules and printed circuit board layouts. The logic design phase was performed manually, using intuition and experience based on the theories of switching circuits. When the MSI and LSI logic components were introduced, the design approach changed radically. The problem was one of sheer complexity. Since digital systems attained such a high level of sophistication, the old conventional design practices proved inadequate to handle these complexities. It therefore became essential to use the computer from the initial design stages.

This is done through the use of the process of simulation, whereby it is possible to model the behavior of a real system either mathematically or functionally.

Experience shows that simulation is one of the most power-ful analysis tools available to the designer. It allows the designer to make expermental designs with systems, real or proposed, where it would otherwise be impossible or impractical to do so.

Computer-Aided Design (CAD) programs were written for the purpose of simulating proposed or experimental systems. Using CAD programs, the designer could explore new ideas and techniques. As results are achieved more rapidly, inoperative designs may be eliminated immediately while positive results are open to exploration.

## 1.2 Levels of Simulation

There are four basic levels at which digital systems can be simulated. The first is known as "System Level," whereby the simulation is used to evaluate the general overall properties of a system. Elements of the system are usually complex devices, and may include buffers, memory modules, arithmetic units, and central processing units. Usually each model is characterized by a set of parameters, such as response time and capacity. System level simulation is primarly used as a means of predicting system performances.

This is followed by the type of simulation known as

<sup>&</sup>lt;sup>1</sup>M. A. Breuer, "Recent Developments in Design Automation," Computer, May/June 1972, pp. 23-35

"Register Transfer Level." At this level data flow is specified at the register level. The simulator operates upon real data, hence the functional design of the system can be evaluated.

The third type of simulation is "Gate Level Simulation." At this level the system is described by a collection of logic gates and their interconnections. Each signal line is restricted primarly to two or three values. Time is usually quantized to the point where one unit of time corresponds to one gate delay time unit.

The final type of simulation is the "Circuit Level." A logic gate circuit may consist of some interconnection of diodes, transistors, and resistors. Here each signal line is not restricted to just two or three values but rather to a quantized interval between two voltages or current levels. In addition time is quantized to a very fine degree. Transitory behavior is usually of primary interest.

Each of the last three levels employs models which are simplifications of those of the preceding level, both in quantitative terms and in terms of behavior. The set of components represented in the circuit level model of a logic gate and the circuit's finite rate of change of state, may be simplified using a gate level model into a single two state element. The state of this element would change instantaneously at discrete time intervals. Simil-

arly sets of gates may be merged together to form elements of a register transfer level model, in which state changes may occur at varing multiples of the basic gate operation time units. Circuit, gate, and register transfer level simulation models represent progressive levels of simplification of an actual system element behavior. This can be viewed as being derived from a direct translation of its electrical characteristics.

A system level simulation model represents a level of simplification of elements of a real system derived by abstraction, rather then by synthesis. Circuit level simulation employs continous time models. This differs fundamentally from those using gate level or register transfer level which employs discrete time models.


### 1.3 Gate Level Simulation


Digital Logic Simulator (DLS) is a gate level simulation program which can be used for analyzing digital logic designs. When given the initial state and the input sequence the simulator will calculate a state-time map of the logic signals.


Most of the early simulators would model gates as elements having zero induced propagation delay time.  $^2$  This

<sup>&</sup>lt;sup>2</sup>M. J. Flomenhoft and B. M. Csencsits, "A Minicomputer Based Logic Circuit Fault Simulator," <u>ASM Sigma Newsletter</u>, Vol. 4, No. 3, 1974, pp. 15-19

Time Delay Modeling










FIGURE 1-1

implies that the output logic level changes instanteously when the inputs change. An example is shown in Figure 1-1a which depicts a two gate circuit. In a zero delay simulator as the input signal (A) changes from a logic '1' to a logic '0,' the output signal (C) stays constant. This can be seen in Figure 1-1b.

In actuality, this circuit design would have an inherent race condition. One of the two signals being fed into the OR gate will have a propagation delay time longer than the other.

One of the goals for creating DLS was to develop a method of simulation where such hazards could be observed and corrected. DLS has two modes of operation which can show the presence of a race condition. In the first mode, each gate has a single time unit delay before the output changes corresponding to changes of the inputs. Figure 1-1c shows that when the input to the NOT gate changes from a logic '1' to a logic '0' the output signal (B) of the NOT gate is delayed for one time unit before it changes from a logic '0' to a logic '1.' This means that for one time unit both inputs to the OR gate will be at a logic '0' producing a logic '0' on the output. In the next time frame the NOT gate has propagated its signal through the gate producing a logic '1' on one of the inputs of the OR gate which produces a logic '1' on the output.

There is a difference between the simulation of a zero

and a one gate delay circuit simulation. The first simulation had a constant logic '1' on the output where the latter one had a period of time where the output dropped to a logic '0.' In digital circuit design this would be known as a glitch. Using the simulator the designer would be able to see the existence of this hazardous condition and go back to modify the circuit to remove the glitch from the design.

The second mode of DLS uses what is known as a three value simulator. Whenever a signal tries to change its logic level, it enters a transition state. This is a third logic state where the state is neither a logic '1' or a logic 'O.' it is unknown. Figure 1-1d shows that when the output of the NOT gate tries to change its logic level, it enters the transition state for one time unit. In the next time frame the output goes to the correct logic level. The transition state that the NOT gate produced is passed to the OR gate which produces an unknown output. The output of the OR gate will have two transition states due to the fact that in time frame two both inputs were at a logic 'O.' As the output attempts to reach a logic 'O' it is forced into the transition state for one time unit. In the third time frame one of the inputs is in the transition state which keeps the output in the transition state, the glitch.

<sup>&</sup>lt;sup>3</sup>J. S. Jephson, R. P. McQuarrie, and R. E. Vogelsberg, "A Three-Value Computer Design Verification System," <u>IBM</u> System Journal, Vol. 8, No. 3, 1969, pp. 178-189

Finally by the fifth time frame all the signals have settled out. When the results are viewed the fact would be noted that the final output had two time units in which the output is unknown. This occurrence creats a condition that is in all probability hazardous to the operation.

## 1.4 DLS a Microprocessor Based Program

One of the big differences between DLS and other simulators is that it has been implemented on a microprocessor based computer system. Most standard high-level languages, such as Fortran and Basic, are oriented to numerical computations and consequently are extremely inefficient when used for data processing operations. A more efficient approach is achieved through the use of a machine dictated assembly language. Data is usually stored in a tabular or list format. Thus a language capable of setting up data structures in list form that is capable of manipulating the items in the list is required.

DLS was written in assembly language for two reasons. The first is for its ease of handling list structured queues and secondly high-level languages, require large amounts of memory. One of the objectives for writing DLS was to create a system that occupied the smallest amount of memory space, making it possible to run on a small system. Even though assembly languages have the disadvant-

age of being specific to one type of computer, DLS was written for the 8080 microprocessor, an industry standard.

#### CHAPTER 2

#### THREE VALUE SIMULATION

## 2.1 Use of Ternary Algebra

The presence of hazards and races in combinational logic circuits may be detected by using the concept of ternary algebra. In this method a third value 'X' which assumes the value between a logic 'O' and a logic '1' is used to represent unspecified transition periods, initial conditions, oscillations, and don't know states. Basic logic gates can be redefined in terms of ternary functions using logic levels 'O,' '1,' and 'X.' Figure 2-1 shows the truth tables for the basic gates for both two and three logic state simulations.

The using of the three value method allows hazards to be detected that normally go unnoticed in a two value simulation. Figure 2-2a shows the two value simulation for several gates. When the two inputs change simultan-

<sup>&</sup>lt;sup>1</sup>M. Yoeli and S. Rinon, "Application of Ternary Algebra to the study of Static Hazards," <u>Journal of the Association for Computing Machinery</u>, Vol. 11, 1964, pp.84-97

<sup>&</sup>lt;sup>2</sup>J.S. Jephson, R. P. McQuarrie, and R. E. Vogelsberg "A Three-Value Computer Design Verification System," <u>IBM</u> System Journal, Vol.8, No.3, 1969, pp.178-189

# Two Value Truth Table

	I N 1	I N 2	A N D	N A N D	0 R	N O R	E X O R	
ØØ: Ø1: Ø2: Ø3:	Ø Ø 1	Ø 1 Ø 1	Ø Ø Ø 1	1 1 1 Ø	Ø 1 1	1 Ø Ø	Ø 1 1 Ø	_
			(a	)				

# Three Value Truth Table

	I N 1	I N 2	A N D	N A N D	O R	N O R	E X O R	
Ø1: Ø1: Ø2: Ø34: Ø5678 Ø78:	Ø Ø 1 1 1 X X	Ø 1 X Ø 1 X Ø 1	Ø Ø Ø 1 X Ø X	1 1 1 1 0 X 1 X	Ø 1 X 1 1 X 1 X X	1 Ø X Ø Ø X Ø X	Ø 1 X 1 Ø X X X X	
			<b>(</b> b	)				

Figure 2-1

## Combinational Hazard Detection

Figure 2-2

eously the output stays constant. In three value simulation when a logic level changes state first it must enter the logic 'X' state. Figure 2-2b shows that when both inputs to a gate change at the same time, for one time unit both inputs are unknown. This produces an output which is temporarily unknown. In a larger circuit design this glitch would be passed along to the rest of the circuit which could lead to a possible erroneous final output.

In addition to hazard detection the third logic level may also be used to represent "don't care" input conditions to the circuit. This makes it possible to cut down on the amount of test data required to check a given circuit. For example if it were required to simulate the reset logic of a basic register circuit. Normally this would have to be performed by applying the reset logic to the input repetitively and checking that for every possible combination of input bits the output of the register always goes to a logic 'O.' This would require 2<sup>n</sup> simulation runs, where n is the number of bits in the register. By initally setting all of the bits in the register to the logic 'X' state and then simulating the reset logic, it is possible to determine in one simulation run those stages which do not get reset to a logic 'O' state.<sup>2</sup>

<sup>&</sup>lt;sup>2</sup>Ibid., pp.179

## 2.2 Propagation Hazard Example

Figure 2-3a is a logic circuit which was simulated by DLS. The circuit consists of two AND gates and one OR gate. The output of the OR gate is fed back to one of the AND gates to form a type of latch. Figure 2-3b is the printout of the DLS simulation operated in the normal mode. Time frame O shows that when the three inputs are unknown the output is unknown. In time frames 1, 2, 3, 4, and 5 the circuit is put through several different test patterns. A problem occurs when the inputs (INA and INB) change their values from time frame 5 to frame 6. This simultaneous change is detected as a possible hazard to the circuit. Due to the creation of the feedback path in the circuit, the glitch is transferred through the OR gate and then back to one of the inputs. This means that the glitch causes the circuit to settle in the unknown state.

As a verification of the results DLS is rerun using the trace mode this time. Figure 2-3c is the DLS trace mode results. The critical point is time frame 6 where the two inputs change simultaneously. INA changes from a logic '1' to a logic 'X' then to the final logic '0' value. On the other hand INB changes from a logic '0' to a logic 'X' and settles to a logic '1.' For one time unit both inputs to the AND gate are unknown. This glitch is fed into the OR gate which will produce a logic 'X' which feeds

## Digital Latch With Hazard Example




Figure 2-3

this value back to the AND gate which will the produce an output of a logic 'X.' Even though the first AND gate has by this time finished changing, the original glitch has caused the output of the circuit to become latched in the unknown state.


## 2.3 Oscillation Error Example

A simple example of an oscillating circuit is expressed in Figure 2-4a. This simple NAND gate has a problem when the input goes to a logic '1,' the output tries to go to a logic '0.' This is then fed back to the other input.


Now what happenes is that the output tries to go to the logic '1' state. This circuit works fine with a logic '0' on the input but whenever it goes to any other logic value the output can not find a stable state so it oscillates.

Another example is shown in Figure 2-4b. The two NOR gates are configured to form a R-S Flip Flop. Note from the results that when no initial condition is given and both inputs are at a logic 'O' the output stays unknown. This is due to the fact that DLS assigns a logic 'X' to all gates prior to the start of the simulation. This circuit operates properly up to time frame 7. Here both inputs (R and S) go to a logic '1' producing outputs (Q and QN) at a logic 'O.' The outputs are stable except by definition one is supposed to be the complement of the other.

# Oscillating Test Circuits



	N	O U T
- Ø Ø 1 2 3 4 5 5 6 7 8 9 9 Ø Ø Ø Ø Ø Ø Ø Ø Ø Ø Ø		1 1 X X X 1 1 X X X X 1



	R	S	Q	Q N	
ØØ1: ØØ2: ØØ4: ØØ56: ØØ9Ø ØØ9Ø	Ø Ø 1 X Ø Ø Ø 1 Ø 1 Ø	-	X X Ø Ø Ø 1 1 Ø X Ø X	X X 1 1 1 Ø Ø Ø X 1 X	

Figure 2-4

The problem occurs in this circuit when both inputs now drop from a logic '1' to a logic '0' at the same time. The circuit starts to oscillate which DLS detects in time frame 8.

## 2.4 Don't Care Example

Figure 2-5 shows a circuit derived from the equation  $F=A\overline{BC}+A\overline{BC}+AB\overline{C}+AB\overline{C}+ABC$ , which using Boolean Algebra can be reduced to F=A. To prove this, first DLS is made to run through the nine different possible input combinations. The problem is then rerun, this time setting the values of the eliminated variables to the logic 'X' state. The two simulations produce the identical results. This example was not chosen to show reduction techniques but to show that the logic 'X' state could be used in place of don't care situations which may arise.

## Don't Care Example




Figure 2-5

### CHAPTER 3

### TABLE DRIVEN SIMULATION TECHNIQUES

## 3.1 Modeling Approach

A fundamental question is how a digital circuit is to represented or modeled by the computer. There are several ways to model a circuit, each have advantages and disadvantages. The method of digital circuit modeling is dependent upon the type of machine being used. Three important factors which must be considered are machine type, word length, and the number or language of the instruction set.

The simulation model is formed from the inputed source language statements which describe the digital circuit. These statements can either be interpreted directly and then executed or compiled into machine code which is executed later. Most of the earlier simulators were either interpretive or executed compiled code. Current simulators however, employ some form of data structure and are table driven.

For compiled code simulators each source statement

<sup>&</sup>lt;sup>1</sup>M. A. Breuer, <u>Digital System Design Automation</u>, California, Computer Science Press, Inc., 1975, pp. 237-242

generates a set of subroutines which perform the logical function required by each specific element. The simulated network is represented in the computer as a series of interconnected subroutines which evaluates the logical function of each element in the order in which they appear in the circuit. Starting at the input gates and proceding through the circuit, outputs of one gate acting as inputs to the succeeding gates until the final output gates are reached. The disadvantage of this approach is that for each element there could be about five to ten instructions required to perform the simulation. For a fairly large circuit the size of the compiled code would require a fair amount of memory. Another problem is that a compiled code is inherently a zero delay simulation and is extremely inflexible as to the extent of the types of different operations which can be performed during simulation.

## 3.2 Table Driven Simulation Method

In the table driven method, the parameters of each logic element in a circuit is stored in a tabular form. <sup>2</sup>
Each entry consists of such data as logic function, propagation delay, input sources, output values, and output destination. The source language statements are translated

M. A. Breuer, Design Automation of Digital Systems, New Jersey, Prentice-Hall, Inc., 1972, pp. 127-128


into a data structure representing the circuit. During simulation the data structure is operated on by a control program which analyzes the information in the lists in accordance with the simulator command statements to determine the flow of data and logical values in the network.

The interpreter program operates by evaluating all the elements and assessing those subroutines which are required by the program rather than having individual macros for each element. When a large circuit design is simulated the running time of the simulator could become a factor because of the sequential nature of the program and the number of instructions to be executed. In a table driven simulator for a given input pattern only a certain number of the elements will be changing their logic states. A large reduction in computation time is achieved in DLS because only those elements which are supposed to change states are evaluated.

## 3.3 Dual Table Simulation

DLS contains seven tables but the heart of the program is contingent upon two of the tables. These two tables are known as T1 and T2, contain all the logic levels of the network. Each logic level is stored in one word of memory, in the case of the 8080 microprocessor a word of memory is 8 bits in length. At the beginning of the simulation run

# Dual Table Operation






Figure 3-1

both T1 and T2 contain the same information. If no initial condition is given for each element a logic 'X' is automatically assigned to the output of that element.

The simulation is done by taking the inputs from T1, performing the logic function called for and storing the results in T2. For example, Figure 3-1a shows a single two input one output OR gate. In DLS a line of source code to describe the gate is shown by Figure 3-1b. line tells the interpreter program the type of logic gate, the number of inputs, the input symbols, the output symbol, and any initial condition for the output symbol. program would translate this line code and assign three words of memory for T1 and T2 for this one element. Each table would have the same logic levels assigned to them at the beginning of the simulation. During the simulation the two input values would be taken from T1, operated upon and stored in the output, located in T2, as can be seen in Figure 3-1c. At this point a comparison is made between the contents in T1 and T2. If the two tables contain the identical information then the simulated circuit is said to have reached a stable state. Disagreement indicates that some of the signals are still being propagated through the circuit.

If only one table existed there would be no way to ascertain whether the network had reached a stable state, since there would be no record of the previous state. Two

tables make it possible to check the stability of the circuit. After all logical operations were performed T1 would contain the n-th state while T2 would contain the n+1 state. When comparing the n-th and n+1 states of the network it can be determined if the network had achieved a stable state.

A clarification of this analysis may be seen in the example shown by Figure 3-2, which is a simulation run of Figure 3-1a. Assume that both inputs (A and B) are at a logic 'O' and the initial condition of the output (C) is also at a logic 'O.' Figure 3-2a shows that at the start of the simulation both T1 and T2 contain the same data. Assume now that one of the inputs (A) is going to change to a logic '1,' but in a three value simulation it must for one time unit be at the transition level 'X.' The 'X' value is substituted into the (A) location in T1 and T2, then the OR operation is performed as seen in Figure 3-2b. A comparison is made between T1 and T2. Since they are not the same the operation is not yet complete, so T2 is copied over into T1. The n+1 state now becomes the n-th state and a new n+1 state must be generated. Now that the input (A) has been in the transition state for the required time it now goes to a logic '1.' Another OR operation is performed as can be seen in Figure 3-2c. Again after the operation T2 is not equal to T1 so it is copied into T1 and again another OR operation is done. This time T1 is

# OR Gate Simulation





Figure 3-2


the same as T2 so the simulation update cycle is complete, all signals have been propagated through and stability in the circuit has been achieved. Using three value simulation it took two time units to produce the correct output, but it took three time units for the circuit to be considered stable in DLS.

#### 3.4 Table Setups

It is the formation of the other five tables which the translator portion of DLS uses to setup the dual simulation tables. Certain information has to be extracted from the source program and broken down into the different tables. Consider Figure 3-3a which is a two element device. The enclosed area shows the portion of the circuit which will be under test. The lines extending from this area are the test inputs and the test output. Other internal signals can be monitored where applicable. To simulate this circuit using DLS the device is described by English language type statements, shown in Figure 3-3b. The program must be given the test inputs, test output, gate type, and any initial conditions.

The first thing DLS does is to scan for all symbols used in the circuit description. Figure 3-3c shows the creation of the symbol table. Each symbol, which can be up to five characters in length, is stored in the symbol








Figure 3-3

table along with its corresponding address as seen in tables T1 and T2. The symbol table is very important since all the other tables will access it to determine the locations of the symbols in table T1 and T2.

DLS then looks for certain control words for the formation of the test input table. Once DLS finds the control word, it then scans the rest of the line for symbols whose addresses can be found in the symbol table. DLS completes the operation by storing the input symbol addresses in the input table. In addition a count of the number of test inputs is maintained as shown in Figure 3-3d.

The same procedure is done in determining what points of the circuit the user wants to monitor during simulation. In this case DLS will scan for the print control word. Addresses are extracted from the symbol table and stored in the output table along with the count on the number of outputs, as seen in Figure 3-4a. For both the input and output tables, the addresses assigned are those corresponding to table T1. Since after a simulated network has reached a stable state T1 will contain the same information as T2, there would be no need to access information from T2.

The next two tables to be formed are created simultaneously. DLS scans the program looking for the logic gates. When a gate is found that gate type count will be incremented (Figure 3-4b) and then DLS will create an updating sequence table (Figure 3-4c). The update sequence for any two input

# Simulation Tables

		Gate Type	Table	
Output Table		Gate Type	#	
(A)			1	
(B)		OR/2	1	
(C)		NAND/2	0	
(E)		(b)		
(a)		T1	ī	
Update Sequence	(A)	X		
(A)	(B)	X		
(B)	(C)	X		
(D):	(D)	Ø		
(D)	(E)	1	(d)	
(c)		T2		
(E)'	(A)	X		
(c)	(B)'	X		
( ) memory location in T1 table ( ) memory location in T2 table	(C)	X		
	(D)'	Ø		
	(E)	1		
		(ė)		

Figure 3-4

input device would consist of the two inputs to the gate whose addresses are located in table T1, followed by the output, whose address is located in table T2. For logic elements with four inputs and one output, the update sequence table would contain four addresses from T1 and one from T2. It should be noted that prior to simulation all symbols which were not given any initial condition are assigned a logic 'X' to their respective locations. Symbols with assigned initial conditions are inserted in both tables T1 and T2 prior to simulation.

#### CHAPTER 4

#### THE DLS PROGRAM

### 4.1 DLS Program Structure

The DLS simulator was written in a format kmown as a modular program. There are three distinct modules; controller/editor, compiler, and executor. Each module acts independent of each other but can not operate without the others. Parameters are not passed back and forth between modules but instead the controller will partition off blocks of memory where all the necessary information will reside. These blocks of data or tables have no fixed memory addresses. Also each table does not have any fixed size. Figure 4-1 shows how the memory would be allocated for a given simulation. The object file of DLS occupies the first 4K block of memory. The control program then partitions off the rest for the tables.

The source program which is the topological description in the DLS language is entered into the memory via the editor. As each line of data is taken in and stored in memory, the size of the source program increases. The control program will then alter where the next open source

# Memory Allocation

BEGIN		7	
START	DLS PROGRAM (object file)		
NEXT SYMBS	SOURCE PROGRAM (source file)		= 4K
SYMBE T1S	SYMBOL TABLE		
T1E T2S	SIMULATION TABLE 1 (T1)		
T2E	SIMULATION TABLE 2 (T2)		
INP	INPUT FILE TABLE		
OUTP	OUTPUT FILE TABLE		
SIMTS SIMTE	UPDATE SEQUENCE TABLE		

Figure 4-1

program location will be located in memory. If there are alterations in the source program any previously compiled network becomes void. This is because when the source program increases or decreases in size the other table addresses will not be altered, meaning source code information may overlap into the table area.

Once the network description is complete the compiler module will be called upon. The compiler takes the source program and breaks it down into the representing data structure. Once the compiler sets up the tables it is the function of the execution module to perform the simulation. The executer contains a simulation controller which calls upon the user to setup certain simulation parameters. Using these parameters plus the compiled tables the network can now be simulated.

## 4.2 Source Program Requirements

It is possible to define logic circuits in terms of Boolean equations but impractical for large complex circuits. To reflect the implemented configuration the equations would have to be derived directly from the actual circuit. Such an approach would be rather cumbersome. A better way would be based on an element description. Each element

<sup>&</sup>lt;sup>1</sup>H. J. Kahn and J. W. R. May, "The Use of Logic simulation in the Design of a Large Computer System," The Radio and Electronic Engineer, Vol. 43, No. 8 pp. 497-503

would have its inputs and output uniquely defined, making it easer to define complex compound modules. An element would consist of gate type, number of inputs, and the output. DLS uses this along with another parameter, the initial condition. This helps eliminate transients which would exist when the simulation first begins, since all logic elements which are not given an initial condition are put into the logic 'X' state.

DLS is slightly limited in the types of elements it can presently simulate. Figure 4-2a and 4-2b show the types of elements which DLS can handle. That which is in capitalized letters must be typed by the user, the lower case letters are where the user would put variable names, which can be up to five alphabetic characters in length. The initial condition is optional to the user and can be completely left out.

It is the users responsibility to inform DLS, within the source program, which logic variables are primary inputs and which are monitored outputs. A primary input is a variable whose logic level is not generated internally in the circuit but rather must be supplied externally by the user. They can be considered the test input paths. The monitored output points are those variables which the user wants to view during the simulation. The format for these operations is shown in Figure 4-2c.

The final requirement for DLS to operate is that the

## Command Word Format

```
.AND/2.
                                   IC=___
             in1, in2, out
.NAND/2.
             in1,in2,out
.OR/2. in1,in2,out
.NOR/2. in1,in2,out
.EXOR/2. in1,in2,out
                                   IC=
                                   IC=
                                   IC=
                     (a)
                                               IC=
.AND/4.
             in1, in2, in3, in4, out
             in1, in2, in3, in4, out in1, in2, in3, in4, out
.NAND/4.
                                               IC=
.OR/4.
                                               IC=
.NOR/4.
.NOR/4. in1,in2,in3,in4,out
.EXOR/4. in1,in2,in3,in4,out
                                               IC=
                                               IC=
                     (b)
.INPUT. a1,a2,a3,...,a<sub>n</sub>
.PRINT. 61,62,63,...,bn
                     (c)
.END.
```

(d)


last line in the program must be as shown in Figure 4-2d. This statement informs the compiler that there is no more source code to be compiled.

## 4.3 The Controller/Editor

The controller/editor module performs two duties for DLS. Its first task is to interact with the user to determine what action DLS is to perform. The second duty is to edit the source program which the user loads into the computer via a terminal.

Each line must have a four digit identification as the first four characters. This is simular to the program language Basic. As each line comes in the source program is scanned for where the new line will go. This is done by scanning the source program for the other line indentifiers then comparing it with that of the new line. Figure 4-3 shows the flowchart depicting how the editor goes about placing a new line into memory. What must first be done is to determine if a line with the same number already exists in the source program. If it does it must first be deleted from memory. After that has been determined then the routine finds where the new line goes and puts it there.

Figure 4-4 is the controller routine flowchart. Its







Figure 4-4



Command Function Selection Routine

task is to get a line of information from the user and determine if it is a command or source data. If it is source data and it fits the proper format then the source program update routine will be implemented. If it is a command then the controller will call the command function selector routine. The function selection process is done by simply matching up the contents in the input buffer to some test patterns to determine which function is to be implemented. This process is shown in Figure 4-5.

DLS has six command functions which can be performed. Two of these commands (COMP and EXEC) will pass control over to either the compiler or the execution modules. Three of the remaining four commands are editor orientated. This entails some sort of source program manipulation. The command NEW will reset the source program memory pointers, erasing any previous source program. The command LIST will print all of the source program which had been entered by the user. The command RESEQ will resequence all the line identifiers of the source program in memory. Starting from zero for the first line and working up in steps of ten.

The sixth command FAN can not be called upon until the compiler module has been implemented. FAN will calculate the fanout (the number of connections per logic line) of the simulated network.

# 4-4 The Controller/Editor Program Listing

```
: MAIN PROGRAM
        ; FUNCTION
                       : OUTCH, GETCH, CRLF
        ; CALLS
        ; INPUTS
                       : BEGIN, DATA, BUFFR
        ; OUTFUTS
                       :START, LENTH
                       : THIS IS THE CONTROLLER AND
        : DESCRIPTION
                       : EDITOR PROGRAM. IT PRINTS
                       : OUT ALL THE NECESARY TITLES
                       : AND INTERACTS WITH THE USER
                       : TO DETERMINE IF THE USER IS
                       : INPUTING A STRING OF DATA OR
                       : REQUESTING CERTAIN OPERATIONS
                       : TO TAKE PLACE
ì
ĵ
÷
BEGIN:
       LXI
               SP, BEGIN
       LXI
               H, DATA ; BEGINNING OF SOURCE PROGRAM
       SHLD
               START
       LXI
               H, AAZ
                       FRINT OUT THE PROGRAM TITLES
AA1;
       MOV
               AIM
        INX
               ---(
       CFI
               0
       JΖ
               NEW
       CALL
               OUTCH
       JMF
               AA1
AA2:
       DB
               ODH, OAH
       DB
               OAH, 20H, 20H, 'DIGITAL LOGIC'
       DB
               ' SIMULATOR', OAH, OAH, O
:EAA
       CALL
               CRLF
       MVI
               B, 54
                       ; SETUP AN INPUT BUFFER
       LXI
               H, BUFFR
AA4:
       MVI
               M, 20H
       INX
               H
       DCR
               B
       JNZ
               AA4
       MVI
               A, '; '
       CALL
               DUTCH
                       FRINT THE PROMPT MESSAGE
       LXI
               H, BUFFR
       MVI
               B, 0
AA5:
                       ; INFUT A STRING OF CHARACTERS
       CALL
               GETCH
       CF. I
                       ; TO BE INTERPERATED, OR ENDS A LINE
               ODH
       J Z
               AAZ
       DFI
               18H
                       ; CONTROL 'X' KILLS THE LINE
       JZ
               EAA
       OPI
               7FH
                       ITHIS BACKSPACES ONE CHARACTER IN
       JNZ
               AA6
                       ; THE STRING
       MOV
               A, E
```

```
ORA
                Α
        .17
                AA3
        MVI
                A,08H
        CALL
                OUTCH
        DOR
                В
                M, 20H
        MVI
        DCX
                H
        JMP:
                AA5
AA6:
        MOV
                M, A
                         ; LOAD CHARACTER INTO BUFFER
        INX
                H
        INR
                B
        MOV
                A, B
                65
        CFI
                         ; BUFFER STRING CAN ONLY BE 64
                AA5
                         ; CHARACTERS IN LENGTH
        JNZ
AAZ:
        LXI
                HIBUFFR ; START TO INTERPERATE THE STRING
        MOV
                A, B
        STA
                LENTH
        MOV
                A.M
                101
        CP I
                         FIRST TO SEE IF THE LINE STARTS
        JM
                AA8
                191+1
        CF I
                         ; WITH A DIGIT WHICH MEANS THE
        JM
                LINE
                        STRING IS DATA TO BE STORED IN
        CPI
                L
                        ; THE SOURCE PROGRAM
        JZ
                        ; JUMF TO LIST ROUTINE
                LIST
                'N'
        CFI
        JZ
                NEW
                        ; JUMP TO 'NEW' ROUTINE
        CF.I
                1 R1
        JΖ
                RESER
                        JUMP TO 'RESEQUENCE' ROUTINE
        CFI
                101
        JZ
                COMF
                        JUMP TO THE COMPILER ROUTINE
                'F'
        CPI
        JZ
                EXEC
                        ; JUMP TO THE EXECUTION ROUTINE
        CPI
                1F1
        JΖ
                FAN
                        JUMP TO THE FANOUT ROUTINE
AA8:
        LXI
                H, AA10
                        ; IF NO MATCH EXISTS THEN
AA9;
        MOV
                A,M
                        FRINT OUT THE ERROR MESSAGE
        CPI
                Õ
        JZ
                AA3
                        ; THEN TRY AGAIN
        CALL
                OUTCH
        INX
                H
        JMF
                AA9
A010:
        DB
                ODH, OAH, '**ERROR**', O
÷
ý
÷
ĵ
; FUNCTION
                        ;LIST
        ; CALLS
                        : CRLF, OUTCH
        ; INFUTS
                        : NOTHING
```

```
; OUTFUTS
                   : NOTHING
      ; DESCRIPTION
                  :LIST PRINTS OUT THE USERS
                   : SOURCE PROGRAM FROM MEMORY
ż
ŷ
      CALL
           CRLF
LIST:
                  ; CALL CARRAGE RETURN AND
           CRLF
      CALL
                  ; LINE FEED
      LHLD NEXT
                   ; LAST BYTE OF SOURCE PROGRAM
      XCHG
      LHLD
           START ; FIRST BYTE OF SOURCE PROGRAM
AB1:
      MOV
            ALL
      CMP
            E
            AB2
      JNZ
      MOV
            A, H
                   ; TEST TO SEE IF THIS IS THE LAST
           D
      CMF
                   ; BYTE TO BE PRINTED
      JΖ
            EAA
AB2:
      MOV
            A, M
      CALL
            OUTCH ; OUTPUT THE CHARACTER TO THE PRINTER
      INX
            Н
      JMF
            AB1 ; GET NEXT BYTE
ĵ
÷
; FUNCTION
                  : NEW
      ;CALLS
                  : NOTHING
      ; INFUTS
                   :START
                   :NEXT
      ; OUTPUTS
      ; DESCRIPTION
                  : NEW CLEARS OUT THE SOURCE
                   :OLD PROGRAM MEMORY BUFFER
      ÷
÷
ż
           CRLF ; FRINT CARRAGE RETURN AND LINE FEED
      CALL
NEW:
            H, AC2
                  ; PRINT THE MEMORY PROTECT MESSAGE
      LXI
AC1:
      MOV
            A, M
      CF I
            Ō
            AC3:
      JZ
      CALL
            DUTCH
      ·INX
            H
           AC1
      JMP
            "'CLEAR MEMORY ?',O
ACZ:
     DB
```

```
GET A CHARACTER FROM THE CONSOLE
AC3:
              GETCH
       CALL
       CPI
              'N'
                      FOR THE RESPONCE TO THE QUESTION
                      ; N -- DON'T CLEAR THE MEMORY
       JZ
              EAA
              7 Y 7
       CFI
                      ;Y-- CLEAR THE MEMORY
              AC1-3
                     ; ANYTHING ELSE TRY ACAIN
       JNZ
       LHLD
              START
              NEXT
       SHLD
       JMF'
             AA3
;
; FUNCTION
                      RESEG
       ; CALLS
                     : NOTHING
       ; INFUTS
                      : NEXT, START, WORK
       ; OUTFUTS
                     : NOTHING
                      : EACH LINE OF SOURCE PROGRAM HAS
       ; DESCRIPTION
                      : A FOUR DIGIT NUMBER ASSIGNED TO
                      : IT, RESER WILL RESERVENCE THE
                     : FOUR DIGITS IN STEPS OF TEN
ż
             NEXT ; GET THE FIRST AND LAST
RESEG:
      LHLD
       XCHG
                     ; BYTES OF THE SOURCE PROGRAM
       LHLD
              START
       MVI
              A, 101
                     ; SET THE LINE COUNTER TO ZERO
       PUSH
              14
              H, WORK
       LXI
       MVI
              B, 4
                     ;STORE THE LINE NUMBER AWAY
ADI1:
       MOV
              M, A
              Н
       INX
              R
       DCR
       JNZ
              AD1
       605
              Η.
                     ; TEST TO SEE IF THIS IS THE LAST
AD2:
       MOV
              A, L
       CMP
              Ε
                     ; LINE HAS BEEN RESERVENCED
       JNZ
              EDA
       MOV
              A.H
       CME
              [t
                    ; IF ALL DONE RETURN TO CONTROLLER
       JΖ
              EAA
                     ; SCAN FOR THE BEGINNING OF A LINE
ADG:
       MOV
              A, M
       INX
              Н
       CPI
              OAH
              AD2
       JMZ
       FUSH
              \mathbf{D}
```

```
MVI
              B, 4
              D, WORK ; RESEQUENCE THIS LINE
       LXI
AD4:
              D
       LDAX
                     ; UPDATE RESEQUENCE COUNTER
       MOV
              M, A
       INX
              \prodI
              14
       INX
       DCR
              В
       JNZ:
              AD4
       MVI
             В,З
AD5:
       DCX
              D
              D
       LIC X
       LDAX
              \Gamma
       INE
               191+1
                      ; COUNTER IS A DECMIAL COUNT
       CPI
       JP
              AD7
       STAX
              D
AD6:
       P'OF'
               \mathbf{D}
              EDA
       JMF
              A, 'O'
ADI7:
       MVI
       STAX
              D
       DCR
              B
       JNZ
             AD5
       JMF'
             AD6
; FUNCTION
                     :LINE
       ; CALLS
                      : EXIST, FIND, OPEN, TRANS
       ; INPUTS
                      : BUFFR, LENTH
       ; OUTPUTS
                      : NOTHING
       ; DESCRIPTION
                      :LINE IS THE ROUTINE WHICH
                      : TAKES THE INPUT DATA STRING
                      : WHICH IS TEMPORALLY IN A DATA
                      : BUFFER AND MOVES IT TO ITS'
                      :PROPER LOCATION IN THE
                      :SOURCE PROGRAM
÷
÷
LINE:
       LXI
              H, BUFFR+1
              B,3 ; TEST TO MAKE SURE THAT THE
       MVI
AE1:
       YOM
              A, M
                     ; LINE IN THE BUFFER HAS A
       CFI
              101
                      FOUR DIGIT IDENTIFIER ON IT
       JM
               BAA
       CPI
              191+1
```

```
JP
               AA8
        INX
               H
        DCR
               В
        JNZ
               AE1
               EXIST
                      ; SEE IF THE LINE EXISTS ALREADY
        CALL
                      ; IF IT DOES DESTROY THAT LINE
               LENTH
       LDA
       CPI
               5
       JM .
               AA3
                      ; FIND WHERE THE LINE SHOULD GO
       CALL
               FIND
       CALL
               OPEN
                      FOREN A SPACE FOR THE LINE
       CALL
               TRANS
                      ; MOVE BUFFER INTO SOURCE MEMORY
       JMP
               EAA
ź
ź
; FUNCTION
                      :EXIST
                      : NOTHING
       ; CALLS
       ; INPUTS
                      : NEXT, START, BUFFR
       ; OUTPUTS
                      *NEXT
       ; DESCRIPTION
                      : EXIST EXAMINES THE FOUR DIGIT
                      : IDENTIFIERS IN THE TEMPORY
                      ; BUFFER AND SEARCHES THROUGH THE
                      :SOURCE PROGRAM TO SEE IF A LINE
                      :WITH THE SAME NUMBER EXISTS. IF
                      : IT DOES THAT LINE WILL BE DESTROYED
EXIST:
       LHLD
              NEXT
                      ; LOAD THE PARAMETERS OF THE
       XCHG
                      * SOURCE PROGRAM
       LHLD
              START
                      ; TEST TO SEE IF A COMPLETE
AC1:
       MOV
              A+L
       CMP
              E
                      ; SEARCH HAS BEEN MADE
              AG2
       JNZ
       YOM
              A, H
       CMF
              \square
       JNZ
              AG2
       RET
                      ; LINE NOT FOUND
AG2:
       MOV
              A,M
       INX
              H
       CFI
                      ; FIND THE BEGINNING OF A LINE
              DAH
       JNZ
              AG1
       PUSH
              D
       PUSH
              H
       MVI
              0,4
```

48

```
LXI
                 B, BUFFR ; LOAD THE FOUR DIGITS FROM BUFFER
AG3:
        LDAX
                 B
        CMP
                 M
                         ; COMPARE WITH THE IDENTIFIER
        JΖ
                 AG4
                         ; IN THE SOURCE PROGRAM
        POP
                 H
        FOP
                 D
        JMF'
                 AG1
AG4:
        INX.
                 B
        INX
                 H
        DCR
                 D
        JNZ
                 AG3
        POP
                 14
        POP
                \Gamma
        DCX
                 H
        DCX
                 Н
        PUSH
                 TI
        F'OF'
                 B
        PUSH
                 1
        F'OF'
                 \mathbf{D}
        INX
                 D
AC5:
        LDAX
                 \Box
        CF'I
                 ODH
        JZ
                 AG6
        INX
                 \square
        YOM
                 A, D
                         ; IF THE LINE IS FOUND TO BE
        CMP
                 B
        JNZ
                 AG5
                         ; THE LAST LINE IN MEMORY THEN
                         FRESET THE NEXT BYTE TO THE
        MOV
                 A, E
                         ; BEGINNING OF THIS LINE
        CMF
                 \mathbb{C}
        JNZ
                AG5
        SHLD
                NEXT
        RET
AG6:
        LTIAX
                \Gamma
        MOV
                         ; LINE HAS BEEN FOUND DESTROY IT
                M, A
        INX
                \Gamma_1
        INX
                H
                         ; TRANSFER THE REST OF THE
        MOV
                A, D
                         ; MEMORY BLOCK TO CLOSE THE
        CMP
                В
        JNZ
                AG6
                         ; AREA WHERE THE OLD LINE WAS
        MOV
                A,E
        CMF'
                AG6
        JNZ
                       RECALCULATED NEXT BYTE ADDRESS
        SHLD
                NEXT
        RET
÷
```

; FUNCTION

: TRANS

```
; CALLS
                     : NOTHING
                     : BUFFR, WORK
       ; INFUTS
       ; OUTFUTS
                     : NOTHING
                     :TRANS WILL TRANSFER THE INPUT
       ; DESCRIPTION
                     :DATA STRING WHICH RESIDES IN
                     : THE TEMPORY BUFFER, TO THE
                     :SOURCE PROGRAM MEMORY
LXI
             D, BUFFR ; BEGINNING OF THE BUFFER
TRANS:
       LHLD
             WORK
                    ; WHERE IN MEMORY IT WILL GO
      MVI
             M, ODH
       INX
             14
      MVI
             M, OAH ; ATTACH THE LEADER CHARACTERS
       INX
             H
      MVI
             B,64
AF1:
      LDAX
             D
      MOV
             M, A
                    ; TRANSFER THE BUFFER OVER
      INX
             Н
                    ; TO SOURCE MEMORY
      INX
             I^{\dagger}
      DCR
             B
             AF1
      JNZ
      RET
ĵ
÷
; FUNCTION
                    ; FIND
      ; CALLS
                    : NOTHING
                    : NEXT, START, BUFFR
      ; INFUTS
      ; OUTPUTS
                    : WORK
      ; DESCRIPTION
                    :FIND ROUTINE SEARCHES THROUGH
                    :MEMORY TO FIND THE ADDRESS
      ĵ
                    :WITHIN THE SOURCE PROGRAM
                    :WHERE THE NEW LINE OF DATA GOES
      ÷
;
FIND:
      L.HLD
             NEXT ; LOAD THE SOURCE PROGRAM PARAMETERS
      XCHG
      LHLD
             START
AH1:
      MOV
             A, L
                  ; CONDUCT A MEMORY SEARCH
```

```
CMP
              E
              AH2
       JNZ
       MOV
              A,H
       CMP
              D
              AH2
       JNZ
       XCHG
       SHLD
              WORK
       RET.
AH2:
       MOV
              A, M
       INX
              H
       CPI
                    ;TO FIND THE BEGINNING OF A LINE
              OAH
       JNZ
              AH1
       FUSH
              \Pi
       PUSH
              Н
       MVI
              D, 4
       LXI
              B, BUFFR ; COMPARE THE FOUR DIGIT INDENTIFIERS
AH3:
       LDAX
              B ; TO DETERMINE IF THE LINE IN THE
       CMP
              M
                     ; BUFFER SHOULD GO BEFORE THIS
       JM
              AH5
                     ; LINE IN MEMORY
       JZ
              AH4
       F'OP
              H
       POP
              D
       JMP
             AH1
AH4:
       INX
              R
              H
       INX
       DCR
             D
            EHA
                    ; NOT THIS LINE MOVE ON TO
       JNZ
AH5:
       FOP
             1-1
                    ; NEXT LINE
       DCX
             Н
       DCX
              H
       FOF
              \Gamma
       SHLD
             WORK ; FOUND WHERE IT SHOULD GO
       RET
÷
÷
ź
; FUNCTION ; OPEN
       ; CALLS
                    : NOTHING
                    : NEXT, WORK
       ; INFUTS
       ; OUTPUTS
                    : NEXT
       ; DESCRIPTION
                    : OPEN IS THE ROUTINE WHICH
                     : OPENS A 66 BYTE STRING IN
                     :THE SOURCE PROGRAM TO MAKE
                     ROOM FOR THE INCERTION
                     OF THE NEW LINE OF DATA
÷
ż
```

÷

```
÷
                     GET THE LAST BYTE OF DATA
              NEXT
OPEN:
       LHLD
       XCHG
                      ; THIS IS WHERE THE DATA INCERTION
             WORK
       LHLD
                      ; WILL TAKE PLACE
       PUSH
             Н
       POP -
              B
              В
       DCX
       LXI
              H, 66
       DAD
              D
                     ; MOVE THE LAST BYTE OF DATA
              NEXT
       SHLD
              A, D
                      ; 66 BYTES LOWER
AI1:
       MOV
       CMP
              В
       JNZ
              AI2
              A, E
       MOV
       CMP
              \mathbb{C}
       RZ
                     ; MOVE THE BLOCK OF DATA FROM
AIZ:
       LDAX
              D
                     ; THE POINT WHERE THE INCERTED
       MUA
             M, A
                     ; LINE WILL GO TO THE LAST
              D
       DCX
              Н
                     ; LINE, DOWN TO THE NEW NEXT LOCATION
       DCX
       JMP
              AI1
7
; FUNCTION
                     :FAN
       ; CALLS
                     :CRLF, DUTCH, PRBYT
       ; INPUTS
                     :SYMBS, SIMTE, SIMTS, WORK
       ; OUTPUTS
                     * WORK
       ; DESCRIPTION
                     : FAN SEARCHES THROUGH THE
                     SYMBOL TABLE TO FIND EACH
                     :SYMBOL AND COUNT HOWMANY
                     :TIMES THAT SYMBOL IS USED
                     : IN THE NETWORK FOR COMPUTING
                     :THE FANOUT OF EACH LOGIC LEVEL
÷
÷
FAN:
       CALL
             CRLF
       CALL
              CRLF
      LHLD
              SYMBS
                     ;START OF SYMBOL TABLE
AJO:
      MVI
              II, 5
AJ1:
      YOM
              A, M
                    GET A SYMBOL
```

```
/e/
                          ; END OF SYMBOL TABLE INDICATOR
         CPI
         JΖ
                 EAA
         CPI
                 0
         JNZ
                 $+5
         MVI
                 A+20H
                 OUTCH
                          ; PRINT THE SYMBOL
         CALL
         INX
         DCR
                 D
         JNZ
                 AJ1
                 A+ ' + '
         MVI
                 OUTCH
         CALL
        MOV
                 C, M
        INX
                 Н
        MOV
                 B, M
        INX
                 H
        PUSH
                Н
                 A, 0
                          ;STORE THE ADDRESS OF THE SYMBOL
        MVI
                 WORK
                          FROM T1 TABLE IN THE WORK REGISTER
        STA
                 SIMTE
        LHLD
        XCHG
        LHLD
                 SIMTS ; LOAD SIMULATION TABLE
AJ2:
        MOV
                 A,H
        CMP
                         ; SYMBOL TABLE SEARCH
                 TI
        JNZ
                 ELA
        MOV
                 A, L
        CMP
                 E
        JNZ
                 AJ3
        FOP
        LDA
                 WORK
                         ; SEARCH DONE PRINT THE RESULTS
                         ; OF HOW MANY TIMES THAT
        CALL
                 FRBYT
        CALL
                 CRLF
                         ; SYMBOL IS USED
        INX
                 H
                 H
        INX
        JMP
                 AJO
                         ; MOVE ON TO NEXT SYMBOL
AJ3:
        MOV
                A, M
        INX
                 H
        CMF'
                \mathsf{C}
        JΖ
                 AJ4
                        ; MAKE THE ADDRESS COMPARISON
        INX
                AJ2
        JMP
AJ4:
        MOV
                A,M
        INX
                Н
        CMF'
                B
        JNZ
                AJ2
                WORK
        LDA
                         ; EACH TIME A MATCH EXISTS
        ADI
                1
        DAA
                         ; ADD DNE TO ITS FANOUT COUNT
        STA
                WORK
        JMF
                AJ2
```

#### 4.5 The DLS Compiler

The routines which form the compiler portion of the simulator are the heart of DLS. The compiler module can be broken down into six sub-modules and it is the task of these sub-modules to create the various tables which drive the simulator.

Once the source program has been entered into memory via the controler/editor, the user issues the proper command word (COMP) which initates the execution of the compiler. The DLS compiler is unlike the standard meaning of a compiler, where the source program is broken down into another form of a program which is more easly understood by the computer. The DLS compiler does not work this way. It makes several passes over the source program extracting different pieces of information as it goes along.

Memory is partitioned off by the compiler for the formation of the tables where the extracted information will reside. For example the compiler has to know how many symbols the source program uses. This determines the size of the tables T1 and T2. The compiler must also know how many of each logic gate from the gate library are being called upon. This determines the size of the simulation update sequence tables and so on.

In the style of modular programming the compiler routine is simply a controller. Figure 4-6 is the flow-

# Compiler Function Routine




Figure 4-6

chart of the compiler routine. It performs the duty of directing the flow of the program through several routines. The six routines called upon are: SUM, PRNT, SYMB, PACK, IO, SETUP. Each of these sub-modules may have several sub-sub-modules which will be called upon.

The SUM routine is assigned the task of determining how many of each type of logic gate are going to be used in the simulation. Figure 4-7 is the flowchart for this routine. There are ten types of logic gates which can be implemented by DLS. The SUM routine sets up the table which will keep track of the gate count. The routine will terminate when the end control word is encountered.

The PRNT routine does not extract any information from the source program but rather aids in error detection. PRNT prints out the source program listing along with the gate count table. The user can readily determine if all the logic gates were accounted for in the compiling. Figure 4-8 shows the flowchart for this routine.

The SYMB routine performs a major task. It scans through the source program picking out all the different symbols being used. The routine must be able to distinguish between a symbol and some other type of information. Figure 4-9 has the flowchart of this routine. To determine what is what the routine first looks for a line containing a control word. Once this has been determined and the proper lines found, SYMB will proceed with its function.

Sum Function Routine




Figure 4-7




Figure 4-8




Figure 4-9

Symb Function Routine (Part 2)




Figure 4-9

As each symbol is encountered it is run through a test to see if it already exists in the symbol table. If it is in the table the routine will move on to the next symbol. If not then this new symbol will be loaded into the table along with room for the two simulation table addresses to be assigned later. These addresses will be found once tables T1 and T2 are formed.

Once all the symbols have been found the next two tables can be formed. This is done by the SETUP routine, Figure 4-10. A count of the number of symbols used was kept by the last routine. The size of the two tables depends upon the number of symbols. After the beginning and end addresses of T1 and T2 are determined SETUP will go back and assign each symbol in the symbol table addresses to T1 and T2.

Now that each symbol has a place in both simulation tables and both tables have been formed, what is left is to make an update sequence. This is accomplished by the PACK routine. What this routine does is to search through the source program looking for logic gates. Each gate definition contains information related to the number of inputs. PACK then looks for the input symbols and the output symbol and gets their addresses from tables T1 and T2. It then assigns these addresses to the update sequence table. A two input gate has two locations in T1 and its output located in T2. For a four input type gate

## Setup Function Routine




Figure 4-10




Figure 4-11

Pack Function Routine (Part 2)





Figure 4-11






Figure 4-12

four of its locations are in T1 and its output is in T2. Figure 4-11 shows the flowchart for this routine.

The final sub-module of the compiler is the IO routine. It has the task of determining which variables are primary inputs and which are monitored outputs. Figure 4-12 shows this routine. This task is done by scanning through the source program looking for either INPUT or PRINT command words. When one of these is encountered each symbol which follows, along with its address of where in T1 it is located is stored in either table INP(input) or OUTP(output) depending on which command word was encountered. Once all the inputs and outputs have been stored away the compiling is complete. Control will now be passes back to the controller/editor where errors can be corrected or execution of the compiled program can take place.

## 4.6 The Compiler Program Listing

```
; FUNCTION
                   : COMP '
      ; CALLS
                    :SUM, PRNT, SYMB, SETUP, PACK, IO
      ; INPUTS
                    : NOTHING
      ; OUTPUTS
                    : NOTHING
                    : COMP IS THE COMPILER ROUTINE
      ; DESCRIPTION
                    : OF BLS. THE FUNCTION OF COMP
                    : IS TO DIRECT THE IMPLIMENT-
                    : ATION OF THE COMPILER. THERE
                    : ARE SIX STAGES IN THIS COMPILER
                    : AND COMP ACTS AS THE CONTROLLER
                    : IT CALLS UPON THE NECESSARY
                    : ROUTINES TO BREAKDOWN THE
                    :SOURCE PROGRAM.
COMP:
      CALL.
             SUM
                   GET THE GATE TYPE COUNT
             PRNT
      CALL
                   ; PRINT NETWORK PLUS GATE COUNT
      CALL
            SYMB
                   ; ASSIGN LOCATIONS TO SYMBOLS
      CALL
            SETUP
                   ; SETUP SIMULATION TABLES
            PACK
      CALL
                   FPUT THE INFORMATION IN TABLES
      CALL
            IO
                   ; SETUP PRIMARY INPUT & OUTPUT
      JMF'
            EAA
                   GO BACK TO EDITOR
÷
FUNCTION
                   : SUM
      ; CALLS
                   : FNDP + FNDCH + FNDS
      ; INPUTS
                   :START, WORK
      ; OUTFUTS
                   : WORK
                   SUM HAS THE TASK OF DETERM-
       ; DESCRIPTION
                   : INING HOW MANY OF THE POSSIBLE
                    ; ELEVEN TYPES OF GATES ARE IN
                   :THE NETWORK, CERTAIN CHARACTERS
                    : ARE USED TO KEYOFF THE ROUTINE.
                   :FNDP- FINDS DECIMAL POINTS;
                   :FNDCH- FINDS AN ALPHABETIC
                   : CHARACTER.
```

```
SUM:
         MVI
                  A, 11
                           ; COUNT OF GATE TYPES
                  WORK
         STA
         LXI
                  H, NA2
                           GATE COUNT TABLE
BAO:
         MVI
                  M, 0
                           ; INILIZATION OF TABLE
                  Н
         INX
         DCR
                  A
         JNZ
                  BAO
         LXI
                  B, NAZ
                           ; GATE TYPES ARE DETERMINED BY
                           ; A STRING COMPARISON TO THE
         \Gamma X I
                  D, BAS
BA1:
                           ; SOURCE PROGRAM
         LHLD
                  START
BA2:
         CALL
                  FNDP
                           ;LOOK FOR DECIMAL POINT
                           ; THE CONTROL WORD
         JNC
                  BA4
         CALL
                  FNEICH
                          GET FIRST CHARACTER
         PUSH
                  D
         LDAX
                  n
         CMF
                  M
                           ; COMPARE TO TEST STRING
                  BAB
         JNZ
                           ; NOT FOUND CONTINUE SCAN
         INX
                  Н
                  \mathbf{D}
                           ; NEXT CHARACTER
         INX
                  D
         LDAX
         CMP
                  M
                           ; COMPARE NEXT CHARACTER
                           ; IF NO MATCH TRY AGAIN
                  EAB
         JNZ
                           ;STILL GOOD FIND SLACH
         CALL
                  FNDS
         INX
                  \mathbf{D}
                  D
         LDAX
                           ; COMPARE # OF INPUTS
         CMP
                  M
                  BAB
                           ; NOT THE SAME KEEP LOOKING
         JNZ
                  FNDF.
                           FIND END OF CONTROL WORD
         CALL
         FOP
                  D
                  В
                          ; GATE COUNT
         LDAX
         INR
                  Α
                           ; INCREMENT COUNT
                  В
                           ; SAVE THE NEW COUNT
         STAX
                          ; LOOK FOR ANOTHER ONE
         JMP
                  RA2
BA3:
         FOF
                  \mathbf{D}
                  FNDP
                          ; NO GOOD LOOK FOR NEXT ONE
         CALL
                  PA2
         JMF
                           ; NEXT TYPE OF GATE
                  D
BA4:
         INX
         INX
                  \mathbf{n}
         INX
                  \mathsf{D}
                  В
         INX
                          GATE COUNT
                  WORK
         LDA
                           ; ONE LESS GATE TO LOOK FOR
         DCR
                  Α
         STA
                  WORK
         CPI
                  0
                  BA1
                          ; ARE ALL GATES DONE
         JNZ
         RET
                         ;STRING COMPARSON DATA
                  'NA2'
BA5:
         DB
                  'NA4AN2AN4DR2DR4'
         DB
         DB
                  'NO2NO4EX2EX4JKF'
ĵ
;
```

```
÷
; FUNCTION
                     ; FRNT
       CALLS
                     : CRLF, OUTCH, PRBYT
       ; INPUTS
                     :START, NEXT
       ; OUTFUTS
                     : NOTHING
                     : FRNT DOES TWO THINGS
       ; DESCRIFTION
                     :FIRST FOR DOCUMENTATION
                     : IT WILL FRINT THE NETWORK
       ÷
                     : PROGRAM, THEN IT WILL FRINT
                     : THE GATE COUNT , THIS WILL
                     :HELP TO CONFERM THAT THE
                     : PROPER NETWORK HAS BEEN
                     : COMPILED
ţ
PRNT:
       MVI
              B, 5
BB1:
       CALL
              CRLF
                    ; CLEAR SCREEN
       DCR
       JNZ
              8B1
       LXI
              H+AA2
                     FRINT DLS TITLES
BB2:
       MOV
              A, M
       INX
              Н
       CPI
              0
       JΖ
              BB3
              OUTCH
       CALL
       JMP
              BB2
BB3:
              B, 5
       MVI
B84:
              CRLF
       CALL
       DCR
              В
              RR4
       JNZ
       LHLD
              NEXT
                     ; LOAD IN SOURCE PROGRAM
       XCHG
       LHLD
              START
                     ; FARAMETERS
BB5:
       MOV
              A, L
       CMP
                     ; RUN A TEST TO DETERMINE WHEN
              E
                     ; THE SOURCE DATA BLOCK HAS BEEN
       JNZ
              BB6
       MOV
              A, H
                     ; PRINTED OUT
       CMP
              TI
       JZ
              BB7
BB6;
       MOV
              A,M
       INX
              H
       CALL
              OUTCH
       CPI
              DAH
       JuiZ
              BB5
```

```
INX
              Н
                      STRIP OFF THE FOUR
        INX
               Н
                       ; DIGIT LINE INDENTIFIERS
        INX
               H
        INX
               Н
        JMP
               BB5
       MVI
BB7:
              B, 5
BB3:
       CALL
               CRLE
       DCR
               B
       JNZ
               BBB
       LXI
               H, NA2
                      ; LOAD GATE TYPE COUNT
       LXI
               B, BB12
                      GET GATE TITLE TO MATCH
BB9:
       LDAX
               В
               111
       CPI
                       ; INDICATES END OF ROUTINE
       F:Z
                       ; IF FOUND IN PRINT CYCLE
               171
       CFI
                       ; INDICATES END OF THAT GATE TYPE
       JNZ
               BB11
        INX
               B
       MVI
               A, 99H
       MOV
               E, M
       INR
               E
       INX
              Н
       ADI
BB10:
               1
                      ; CONVERTS HEX TO DECIMAL
       DAA
       DCR
               E
       JNZ
              BB10
              PRBYT ; PRINT THAT GATE COUNT
       CALL.
       DCR
       RΖ
       CALL
               CRLF
                      ; MOVE ON TO NEXT GATE TYPE
       JMF'
              BB9
BB11;
       CALL
              OUTCH ; FRINT GATE TITLE
       INX
               B
       JMP
              BB9
               'NAN'
BB12:
       DB
       ĽΒ
               'D/2=?NAND/4=?AND/2 =?AND/4 =?OR/2 =?'
       DB
              'OR/4 = ?NOR/2 = ?NOR/4 = ?EXOR/2= ?EXOR/4= ?!'
÷
; FUNCTION
                      :SYMB
       ; CALLS
                      : FNDP, SYEX, SYST
       ; INPUTS
                      :NEXT,START
       OUTPUTS
                      :SYMBS, SYMBE, NUMB
       ; DESCRIPTION
                       ;SYMB SCANS THROUGH THE SOURCE
                      : PROGRAM AND FINDS A SYMBOL.
                       : IT THEN LOOKS TO SEE IF IT
                      : ALREADY IS IN THE SYMBOL
       ş
                      : TABLE, IF IT IS THEN NOTHING
```

```
: IS DONE. IF IT IS NOT THEN
        ĝ
                       :THE SYMBOL WILL BE PUT INTO
        3
                       : THE TABLE,
        ě
÷
ż
ĵ
SYMB:
               NEXT
                       ; LOAD END OF SOURCE PROGRAM
        LHLD
               M, '@'
        MVI
        INX
               H
        SHLD
               SYMBS
                       ; SETUP THE DEMENSIONS OF
               SYMBE
        SHLD
                       ; THE SYMBOL TABLE
        LXI
              H_{\mathcal{F}}0
        SHLD
               NUMB
                       ; COUNT OF THE # OF SYMBOLS
                      ; START SYMBOL SEARCH
        LHLD
               START
BC1:
        CALL
              ENDE
        RNC
               FNDP
        CALL
BC2:
       MUA
                      ; FIND OUT IF THE FIRST
               A, M
                       ; CHARACTER IS A SYMBOL DR
        INX
               Н
       CPI
                       ; A CONTROL CHARACTER
               ODH
               BC1
       JΖ
       CPI
               /(ख/
       RZ
       CPI
               'A'
       JM
               BC2
               'Z'+1
       CPI
       JP
               BC2
       DCX
               Н
       CALL
               SYEX
                      ; SEE IF SYMBOL ALREADY EXISTS
       JC
               BC2
                      ; IF FOUND MOVE ONTO NEXT SYMBOL
                      ; PUT NEW SYMBOLS INTO TABLE
       CALL
               SYST
       JMP
               BC2
ţ
i
ĵ
÷
; FUNCTION
                      :SYEX
       1 CALLS
                      : NOTHING
                      :SYMBE, SYMBS, CARRY FLAG
       J INPUTS
       ; OUTPUTS
                      : WORK
                      SYEX SEARCHES THROUGH THE
       ; DESCRIPTION
                      :SYMBOL TABLE TO DETERMINE
                      : IF A GIVEN SYMBOL ALREADY
       ž
                      : EXISTS IN THE TABLE, IF IT
                      : NOES THEN IT WILL STORE
       7
                      : THE ADDRESS OF THE SYMBOL
```

```
ž
                        : IN WORK AND SET THE CARRY
         ŝ
                        :FLAG, IF NO MATCH THEN THE
         ž
                        : CARRY FLAG WILL BE RESET
ž
ŕ
SYEX:
        FUSH
                Н
        20P
                В
        LHLD
                SYMBE ; END OF SYMBOL TABLE
        XCHG
        LHLD
                SYMBS
                       ; BEGINNING OF SYMBOL TABLE
BD1:
        MOV
                A, L
        CMP
                Ε
                BD2
                       ;TEST TO SEE IF THE WHOLE
        JNZ
        YOM
                A,H
                       ; TABLE HAS BEEN SCANED
        CMP
        JNZ
                BD2
        PUSH
                В
        POP
                Н
        STC
        CMC
                       ; NO FIND RESET CARRY FLAG
        RET
BD2:
        FUSH
                D
        PUSH
                В
        PUSH
                Н
        MUI
                D_{i} 5
                       ; SYMBOLS ARE 5 CHARACTERS LONG
B[13:
        MOV
                       GET THE FIRST CHARACTER
                A, M
        CPI
                       ; TEST TO SEE IF SYMBOL IS LESS
                0
        JΖ
                BD7
                       ; THEN 5 CHARACTERS
        LDAX
                В
        CMP
                M
                       ; COMPARE TO SYMBOL IN TABLE
        INX
                В
        INX
                Н
        JNZ
                BD8
                       ; NO SYMBOL MATCH GET
        DCR
                D
                       ; NEXT SYMBOL FROM TABLE
        JNZ
                803
B[14:
        FOR
                n
                       ; A POSSIBLE MATCH SO FAR
        FUR
                D
        POF
                D
        PUSH
                В
        MOV
                A, M
                      ; ALL CHARACTERS MUST MATCH
        CPI
                0
        JNZ
                $+7
        IMX
                H
        リアラ
                BD4+4
        E. 1.5
                WORK
                      ; STORE ADDRESS OF SYMBOL
        PC.
               Н
BDS;
       1.07
               A, M
```

```
141
       CPI
       JM
              BD6
       CPI
              'Z'+1
       JP
              BD6
       INX
              Н
       JMP
              BD5
                      SYMBOL FOUND SET CARRY
BD6:
       STC
       RET
BD7:
       LDAX
              В
              'A'
       CPI
       JM
              BD4
              1Z'+1
       CFI
       JF
              BD4
                     ; MOVE SYMBOL POINTER TO
BD8:
       POP
              H
                     ; NEXT SYMBOL 9 CHARACTERS AWAY
              B, 9
       LXI
       DAD
              B
       POF
              В
       FOF
              D
                     CONTINUE SCAN
       JMP
              BD1
÷
ŝ
; FUNCTION
                     :SYST
                     : NOTHING
       ; CALLS
                     ; SYMBE, NUMB
       ; INPUTS
       ; OUTFUTS
                     :SYMBE, NUMB
                     SYST IS USED TO TAKE A
       ; DESCRIPTION
                     :SYMBOL AND STORE IT INTO
                     : THE SYMBOL TABLE, ALSO
                     :LEAVING SPACE FOR THE TWO
                     ; ADDRESSES WHICH WILL BE
                     ; FILLED IN LATER WHEN T1
                     : AND T2 ARE FORMED
F'USH
              H
SYST:
       POP
              В
                    ;LATE SYMBOL TABLE ADDRESS
       LHLD
              SYMBE
                     ;5 CHARACTERS TO BE FUT INTO TABLE
              D, 5
       MVI
BE1:
       LDAX
              В
              'A'
       CPI
       Jil
              BE3
       CF I
              121+1
       JP
              BE3
```

```
MOV
              M, A
                      ; MOVE A CHARACTER INTO TABLE
       INX
               Н
       INX
               В
       DCR
              D
                      :NEXT CHARACTER
       JNZ
              BE1
BE2:
       INX
              Н
                      ; LEAVE 4 BYTES OPEN
       INX
              H
                      ; FOR THE ADDRESSES
       INX
              H
       INX
              H
       SHLD
               SYMBE
                      ; NEW END OF SYMBOL TABLE
       LHLD
              NUMB
       INX
              H
                      ; INCREMENT SYMBOL COUNT
       SHLD
              NUMB
       PUSH
       FOP
              14
       RET
BE3:
       MVI
              M.O
                      ; PACK A SYMBOL WITH NULL
              Н
       INX
                      CHARACTERS WHEN IT IS LESS
       DCR
              D
                      ;5 CHARACTERS IN LENGTH
       JNZ
              BE3
       JMP
              BE2
ź
; FUNCTION
                      : SETUP
       ; CALLS
                      : NOTHING
       ; INPUTS
                      :SYMBE, NUMB, T15, T25, SYMBS
                      : T1E, T2E
       ż
       ; DUTFUTS
                      : T1S, T1E, T2S, T2E
       ; DECRIPTION
                      : THE SETUP ROUTINE WILL CREAT
                      : THE TWO SIMULATION TABLES. T1
       ŷ
                      ; AND T2. ONCE THESE TABLES ARE
                      : MADE THEN SETUP WILL GO BACK
       ÷
                      :TO THE SYMBOL TABLE AND ASSIGN
                      : EACH SYMBOL A LOCATION IN TI
                      :AND T2
÷
ý
       LHLD
SETUP:
              SYMBE
       MVI
              M, 'B'
                    ; PUT AN END MARKER ON
       INX
              H
                     ; THE SYMBOL TABLE
       SHLD
              TIS
                     ;START OF TI TABLE
       XCHG
       LHLD
              NUMB
                    ; THE NUMBER OF BYTES FOR [1
```

```
INX
                  H
          INX
                  Н
         PUSH
                  Н
         DAD
                   D
         SHLD
                   TIE
                            ; THE END OF TI TABLE
         INX
                  H
         SHLD
                  T2S
                            ;START OF T2 TABLE
         POP
                   D
         DAD
                  D
         SHLD
                  TZE
                            ; THE END OF T2 TABLE
         LHLD
                  TIS
                            ; START TO ASSIGN EACH
         PUSH
                  H
                            ;SYMBOL AN ADDRESS IN T1 & T2
         POP
                  \mathbf{B}
         LHLD
                  T2S
         XCHG
         IVM
                  H, 2
BF1:
         INX
                  B
                            ; THE FIRST TWO BYTES OF TI
         INX
                  D
                            ; AND T2 ARE FOR CONSTANTS
         DCR
                  Н
         JNZ
                  BF1
         LHLD
                  SYMBS
                           ; START OF SYMBOL TABLE
BF2:
         PUSH
                  D
         XCHG
         LHLD
                  SYMBE
         MOY
                  A, E
         CMP
                  L
         JNZ
                  BF3
         MOV
                  A, D
         CMP
                  Н
         JNZ
                  BF3
         FOF
                  \Box
         JMF
                  BF4
BF3:
         XCHG
                           ; FIND A SYMBOL AND
         LXI
                  D,5
                           ;SKIP OVER THE SYMBOL TO
         DAD
                  D
                           ; GET TO WHERE THE ADDRESS DATA
         POP
                  D
                           ; SHOULD GO
         MOV
                  M, C
                           ; B, C < -- CONTAINS T1 ADDRESS
         INX
                  H
         MOV
                  M, B
         INX
                  В
         INX
                  H
         MOV
                  M, E
                           ; D, E(-- CONTAINS T2 ADDRESS
         INX
                  H
         MOY
                  M,D
         INX
                  D
         INX
                  H
         JMP
                  BF2
                           ; GET NEXT SYMBOL.
BF4:
         LHLD
                  T1E
                           ; INILIZE ALL CONTENTS TO X LOGIC
         FUSH
                  H
         POP
                  В
         LHLD
                  T15
```

```
BF5:
        YOM
                ALL
        CMP
                \mathsf{C}
        JNZ
               BF<sub>6</sub>
        MOV
               A, H
        CMP
               В
        RZ
               A + ' X '
BF6:
        MVI
                       ; MOVE IT TO T1 TABLE
        MOY
               M, A
        INX
               Н
        JMP
               BF5
; FUNCTION
                       : PACK
        ; CALLS
                       : FNDP, FNDCH, SYEX
        ; INPUTS
                       ;SIMTE, START, WORK, T1S, T2E
        ; DUTFUTS
                       :SIMTS, SIMTE
        ; DESCRIPTION
                       : FACK ROUTINE SCANS THROUGH
                       *THE SOURCE PROGRAM LOOGING
        ŷ
                       FOR ALL THE GATES THEN LOADS
        ÷
                       : THE SIMULATION UPDATE SEQUENCE
                       : TABLE WITH THE PROPER TI AND
                       : T2 ADDRESSES, THE UPDATE
                       :SEQUENCE TABLE PERFORMS THE
                       : ACTUAL NETWORK SIMULATION,
        ÷
ý
               T2E
                      ; END OF TABLE T2
PACK:
       LHLD
        INX
               H
                     ; PARAMETERS OF UPDATE SEQUENCE
               SIMTS
       SHLD
                      ;SIMULATION TABLE
       SHLD
               SIMTE
               B, BG16 ; COMPARISON STRING
       LXI
               START
                      ; SOURCE PROGRAM
       LHLD
                       ;FIRST SCAN FOR ALL TWO
       MVI
               A, 2
                      ; INFUT TYPE GATES
       STA
               WORK+2
       PUSH
               В
                      GET KEY CHARACTER
BG1:
       CALL
               FNDP
       JNC
               BG5
                       ; GET A CHARACTER AND COMPARE
               FNDCH
       CALL
                       ; IT TO THE TEST PATTERN STRING
       LDAX
BG2:
                       ; KEY TO SWITCH TO 4 INPUT TYPES
               171
       CPI
       JΖ
               BG4
                       ; END OF TEST PATTERNS
               1 * 1
       CPI
       JZ
               BG5
```

```
1,1
                          ; TEST END OF ALPHABETIC STRING
         CPI
         JΖ
                 BG8
         CPI
                 111
                          ; COMPARE # OF INPUTS NOW
         JΖ
                 BG3
        CMP
                          ; COMPARE STRING TO MEMORY
                 M
        JZ
                 BG7
                          ; SO LETS GO
        POP
                          ; TESTS FAILED TRY NEXT GATE TYPE
                 В
        PUSH
                 В
                 FNDP
        CALL
        JMP
                 BG1
BG3:
        CALL
                          ; GET SOURCE GATE # OF INPUTS
                 FNDS
         INX
                 В
        JMP
                 BG2
                          ; GO BACK FOR COMPARISON
        POP
BG4:
                 В
         INX
                 В
        PUSH
                 В
        MVI
                 A,4
                          ; SWITCH TO 4 INPUT GATE TYPES
        STA
                 WORK+2
        JMP
                 BG2
                         FRESTART SCAN
BG5;
        LHLD
                 START
        FOF
                 B
BG6:
        LDAX
                 B
        INX
                 E
                         ; ALL DONE RETURN
        CPI
                 1 *1
        RZ
        CPI
                 1,1
                         ; NEXT GATE TYPE INDICATOR
        JNZ
                 BG6
        PUSH
                 В
        JMF'
                 BG1
BG7;
        INX
                 В
                         ; ONCE THE GATE IS FOUND TO
                         ; MATCH THEN THE INFUT AND
        INX
                 H
        JMP
                 BG2
                         ; DUTFUT ADDRESSES FROM T1 AND T2
BG8:
        LDA
                         ; ARE LOADED INTO THE UPDATE
                 WORK+2
        MOV
                 B,A
                         ; SEQUENCE TABLE
        CALL
                 FNDP
BG9:
        MOV
                 A,M
        CPI
                 111
                         ; A LOGIC ONE CONSTANT
        JZ
                 BG14
        CPI
                 101
                         ; A LOGIC ZERO CONSTANT
        JΖ
                 BG13
        CPI
                 'A'
        JM
                 BG10-4
        CPI
                 121+1
                 BG10
                         ; SYMBOLS ARE FOUND AND THERE
        JM
        INX
                 H
                         ; ADDRESSES ARE FUT INTO THE TABLE
                 EG9
        JMP
BG10:
        FUSH
                 B
        CALL
                 SYEX
                        GET THE SYMBOL ADDRESS
        XCHG
        LHLD
                 WORK
        XCHG
```

```
POP
                  В
         MOV
                  A, B
         CPI
                            FIEST TO SEE IF ALL SYMBOLS
                  Q
         JΖ
                  BG12
                            FOR THAT GATE WERE DONE
BG11:
         PUSH
                  H
         DCR
                  B
         LHLD
                  SIMTE
                            ; LOAD END OF TABLE
         LDAX
                  \mathbf{D}
                            ; MOVE THE NEW SEQUENCE
         MOV
                  M, A
                            ; INTO THE TABLE
         INX
                  \Gamma!
         INX
                  Н
         LDAX
                  \prod I
         MOV
                  M, A
         INX
                  Н
         SHLD
                  SIMTE
                           ; NEW END OF TABLE
         POP
                  H
         MOV
                  A,B
         CPI
                  OFFH
                  BG9
         JNZ
         POF
                  В
         FUSH
                  В
         MOV
                  A,M
         INX
                  H
         CPI
                  ODH
                           ; SCAN FOR END OF LINE
         JΖ
                  BG1
                  101
         CPI
                            ; SCAN FOR INITIAL CONDITIONS
         JZ
                  $+8
         CF1
                  111
                  $-14
         JNZ
         PUSH
                  Н
         PUSH
                  \mathbf{D}
         LHLD
                  WORK
                            ; ADDRESSES OF WHERE INITIAL
         MOV
                  E, M
                            ; CONDITIONS GO
         INX
                  Н
         VOM
                  D, M
         STAX
                  D
         POP
                  D
         POP
                  Н
         JMP
                  BG1
BG12:
         INX
                  Γι
         INX
                  D
                  BG11
         JMP
BG13;
         LXI
                  D, T1S
                           ; ADDRESS OF LOGIC ZERO
         INX
                  H
         JMP
                  BG11
BG14:
         PUSH
                  H
         LHLD
                  TIS
         INX
                           ; ADDRESS OF LOGIC ONE
         SHLD
                  WORK
         LXI
                  D+WORK
         POP
                  H
```

```
INX
               Н
       JMP
               BG11
BG16:
       DB
               'NA 12, AN! 2, DR! 2, NO! 2, '
               'EX!2, ?NA!4, AN!4, OR!4, '
       DB
              'NO!4, EX!4, JK!F, *'
       DB
; FUNCTION
                      : IO
       CALLS
                      : FNDF; FNDCH, SYEX
       ; INPUTS
                      :SIMTE, START, WORK
                      : INP, OUTF, INST
       ; OUTFUTS
       ; DESCRIPTION
                      : IO ROUTINE SEARCHES THROUGH THE
                      SOURCE PROGRAM LOOKING FOR THE
                      :PRIMARY INPUTS AND THE OUTPUT
                      : VARIABLES, CONTROL WORD . INPUT.
                      : AND . PRINT. ARE SEARCHED FOR
                      : AND THE SYMBOLS WHICH FOLLOW
                      : ARE COMPARED TO THE SYMBOL
                      : TABLE FOR THERE ADDRESSES.
                      :THESE ADDRESSES ARE PUT INTO
                      ; THE TWO NEW TABLES INP AND OUTP.
LHLD
              SIMTE
IO;
       INX
              H
              INF
                     ; BEGINNING OF INP TABLE
       SHLD
       XCHG
       LHLD
              START
       CALL
              FNDP
                     FIND KEY SYMBOL
BH1:
       JNC
              BH6
       CALL
              FNDCH ; GET THE FIRST CHARACTER
       MOV
              A.M
       CPI
              'I'
                      ; IS IT INPUT CONTROL WORD
       JΖ
              BH2
       CALL
              FNDP
              BH1
       JMP
BH2:
       CALL
              FNIF
BH3:
       MUA
              A.M
                      FIND A CHARACTER WHICH
       INX
              Н
                      ; INDICATES THE BEGINNING OF A
       CPI
              ODH
                      ; VARIABLE SYMBOL
       JΖ
              BH1
       CPI
              'A'
       JM
              внз
```

```
CPI
                   121+1
         JP
                   внз
         DCX
                   Н
         PUSH
                   \Gamma
                          ; GET THE ADDRESS OF SYMBOL
         CALL
                   SYEX
         POP
         PUSH
                   Н
         LHLD
                   WORK
         MVI
                   B, 5
BH4:
         DCX
                   Н
         DCR
                   В
         JNZ
                   BH4
         MVI
                   B, 7
                          ; MOVE ADDRESS INTO INP TABLE
BH5:
         MOV
                   A, M
         CPI
                   O.
         JNZ
                   $+5
         MVI
                   A+20H
         STAX
         INX
                  H
         INX
                  \Box
         DCR
                   В
         JNZ
                  BH5
         POP
         JMF'
                  BH3
                          ; MOVE ON TO NEXT SYMBOL
BH6:
         XCHG
         MVI
                  M, '*'
                           ; INDICATES END OF INF TABLE
         INX
                  14
                  OUTF
                          ; BEGINNING OF OUTFT TABLE
         SHLD
         XCHG
         LHLD
                  START
BH7:
         CALL
                  FNDP
                           ;START OUTPUT SCAN
         JNC
                  BH12
         CALL
                  FNDCH
         MOV
                  A,M
         CPI
                   /P/
                          ; LOOK FOR , PRINT,
         JΖ
                  BH8
         CALL
                  FNDP
         JMP
                  BH7
BH8:
                  FNDP
         CALL
                          ; FOUND, NOW TO THE SYMBOLS
BH9:
         YOM
                  A,M
         INX
                  H
         CFI
                  ODH
                  BHZ
         JΖ
                  'A'
         CPI
                  BH9
         JM
                  'Z'+1
         CPI
                  BH9
         JP
         DCX
                  --
         PUSH
                  D
                         GET THE ADDRESS FOR THE SYMBOL
         CALL
                  SYEX
         FOR
                  \Box
```

BH10:	PUSH LHLD MVI DCX DCR JNZ MOV CPI JNZ MVI. STAX INX INX DCR JNP	H WORK B,5 H B BH10 B,7 A,M O \$+5 A,20H D H D BH11 H BH9	; MOVE ADDRESS INTO OUTP TABLE
BH12:	XCHG MVI INX SHLD RET	M, '*' H INST	;END OF OUTP TABLE INDICATOR

## 4.7 The DLS Executer

The executer module has the function of performing the actual simulation of the digital logic circuit. It takes the data which the compiler creates and interprets it to form a simulation of the users network. Aside from the source program other information is required by DLS to carry out the simulation.

When the user issues the execute command (EXEC) the first piece of information which is required is the number of update cycles per clock cycle. This is for race condition testing. For example if the user informs DLS that there will be seven update time units per clock cycle and during the simulation it takes the network eight time units for it to reach a stable state, a race condition would exist. The second piece of information is the number of test input patterns. The simulated network has a certain number of primary inputs. The user must tell DLS how many test patterns should be put through the simulated circuit. The third piece of information concerns the mode settings during simulation. The first choice is between the normal and trace modes. The normal mode will print the logic values of the monitored outputs after each clock cycle. In the trace mode a printing will be made after every update cycle. This aids in viewing certain hazard conditions. The second mode choice is between two value


simulation and three value simulation. In the two value simulation only the logic '0' and logic '1' are used. In the three value simulation the logic 'X' is used in the update cycle where each gate when changing uses it as the transition logic value. This helps in detecting certain possible hazard conditions.

The last thing which the executer requests is the test input patterns. Each primary symbol is printed and then the user types in the test pattern for that symbol. This is done for each primary input until the whole test pattern string has been loaded.

The actual executer module is comprised of twenty one separate routines. For simplicity these routines are described by four flowcharts. Figure 4-13 is the EXEC routine flowchart. This encompasses the controlling part of the executer. It has the job of calling the proper routines to first get the needed information from the user and then controlling the simulation process.

The EXEC routine calls upon the UPDAT (Figure 4-14) routine to perform the operation of logic simulation. This is done by manipulation of the data in the two simulation tables, T1 and T2. UPDAT passes the proper data from T1 to each gate simulation routine, which performs its operation then puts the returning data into T2. This makes up the update cycle, which is done until a stable state is reached. The other thing UPDAT does is when a hazard

Exec Function Routine






Figure 4-14




Figure 4-14




Figure 4-15




Figure 4-15

Outp Function Routine




Figure 4-16

condition has been detected it informs the user what type of hazard had arisen during the simulation.

There are ten types of logic gates which DLS has in its gate library, each of these gates has its own routine. Figure 4-15 is the general flowchart for a logic gate module. The data which comes from T1 into the gate routine is first converted into a different format for operation in the routine. After the logic operation is performed x-pass analysis is done, only if x-pass mode of operation was chosen. X-pass only operates when three value simulation is in operation.

The last flowchart (Figure 4-16) is the OUTPT routine. After all updating is done for each time cycle the monitored output variables will be printed. If the trace mode was used then OUTPT would be called upon after every update cycle.

## 4.8 The Executer Program Listing

```
; FUNCTION
                      : EXEC
        ; CALLS
                       : CRLF, OUTCH, GETOM, TRACE, GETCH
        ý
                       :TITL, UPDAT, OUTFT
        ; INPUTS
                       : T1S, T2S, INP, INST, TEST, PLACE
        ; OUTPUTS
                       : DELAY, TEST, PLACE, WORK
        ; DESCRIPTION
                       : THE EXEC ROUTINE IS THE
                       : CONTROLLING SUB-MODULE OF THE
                       : EXECUTER. EXEC GETS THE
        ý
                       : INFORMATION ON THE MODES OF
                       : OPERATION AND THE TEST INPUT DATA
                       : AND FRODUCES SIMULATED NETWORKS,
                       :THE TWO IMPORTANT SUB-SUB-MODULES
                       :WHICH EXEC CALLS UPON 'UPDAT' AND
                       : BUTP', THE FIRST MAKES ONE UPDATE
                       : PASS THROUGH THE NETWORK AND THE
                       :LATTER PRINTS OUT THE RESULTS.
ý
EXEC:
       LXI
               H, CA2
                      ; PRINT THE MESSAGE TO FIND THE
       CALL
               CRLF
                      ; NUMBER OF CLOCK UPDATE CYLES
       CALL
               CRLF
                      FER UNIT OF TIME
       FUSH
               Н
       LHLD
               T15
                      ; LOAD THE ADDRESSES OF TIS AND
       XCHG
                      ;TS2
       LHLD
               T2S
       MVI
               A, 'O'
                      *STORE TWO CONSTANTS :LOGIC 'O'
       STAX
               YOM
               M, A
       INE
                      JAND LOGIC '1' IN THE FIRST
       INX
               П
                      ; TWO LOCATIONS IN T1 AND T2
       INX
               H
       STAX
               D
       MOV
               M, A
       FOR
               14
CA1:
       MOV
               A, M
                     ; INIATE FRINTING
       INX
               171
       CPI
       JΖ
               CAB
       CALL
               DUTCH
       JMP
               CA1
CA2:
       DB
               '# OF TIME UNITS PER PULSE=?'
CA3:
       MVI
               B, O
CA4:
       CALL.
               GETUM
                    GET A DECIMAL NUMBER FROM
       MOV
                     ;USER INDICATING THE # OF UNITS PER
               A,B
       STA
               DELAY
                      FPULSE FOR DELAY ANALYSIS
       MVI
               B+0
```

```
LXI
                 H, CA6
                          ; LOAD NEXT MESSAGE
         CALL
                 CRLF
CA5:
         MOV
                 A, M
         INX
                 H
         CPI
                 171
         JΖ
                 CAZ
         CALL
                 DUTCH
                          ; GET THE NUMBER OF TEST INPUTS
         JMP
                 CA5
                          FROM THE USER
CA6:
         DB
                 '# OF TEST INPUTS=?'
CA7:
         CALL
                 GETDM
                          ; GET THE DECIMAL NUMBER
         MOV
                 A,B
         STA
                 TEST
                          ; SAVE FOR LATER USE
         CALL
                 CRLF
         CALL
                 TRACE
                          FIND OUT IF TAACE MODE IS WANTED
         CALL
                 CRLF
        CALL
                 CRLF
        CALL
                 CRLF
        LHLD
                 INP
                          ; ADDRESS OF INPUT TEST STRING
         XCHG
        LHLD
                 INST
                          ; A TEMPORY TABLE CONSISTS OF ALL
CA8:
        MVI
                 C, 5
                          ; THE TEST INFUT PATTERNS
        LDA
                 TEST
                          ; SIZE OF THE TABLE
        MOV
                 B, A
CA9:
        LDAX
                 / * /
        CPI
                          ; FIND IF ALL THE TEST INFUT
        JZ
                 CA11
                          ; DATA HAS BEEN INPUTED
        CFI
                 0
        JNZ
                 $+5
                 A, 20H
        MVI
        CALL
                 OUTCH
                          FRINT THE TEST INPUT SYMBOL
        INX
                 \Gamma_{l}
        DCR
                 C
                 CA9
        JNZ
                          ; SYMBOLS ARE ALL 5 CHARACTERS LONG
        INX
                 D
        INX
                 \Gamma
                 A, '; '
        MVI
                          ; FOLLOWED BY A PROMPT
        CALL
                 DUTCH
CA10:
        CALL
                 GETCH
                          ;USER ENTERS TEST INPUT VALUES
        MOV
                 M, A
                          ; SAVE IN INPUT STRING TABLE
        INX
                 Н
        DCR
                 B
                          ; KEEP TRACK ON COUNT
        JNZ
                 CA10
        CALL
                 CRLF
                          ; ALL DONE FOR THAT INFUT
        JMP
                 CA8
                          ; MOVE ON TO NEXT INPUT
CA11:
        CALL
                 TITL
                          FRINT THE TITLE OF MONOTORED SYMBOL.
        MVI
                 A,Q
        STA
                 PLACE
                          ; KEEF TRACK OF # OF UPDATES
        STA
                 WORK+2
CA12:
        CALL
                 UPDAT
                          ; MAKE ONE UPDATE SEQUENCE FASS
        CALL
                 OUTFT
                          FRINT RESULTS
        LDA
                 TEST
                          ; COMPUTE # OF TEST INFUT
```

```
MOV
               B, A
       LDA
               PLACE
                      ; POINT TO PLACE IN TABLE
       CMP
       JC
               CA12
                       ; NOT DONE DO ANOTHER UPDATE
       CALL
               CRLF
       CALL
               CRLF
       CALL
               CRLF
       JMF
               AA3
                       FRETURN ALL DONE FOR NOW
÷
ż
; FUNCTION
                      :TITL
       ; CALLS
                       : CRLF, DUTCH
       ; INFUTS
                       : INST, OUTP
       ; OUTPUTS
                       : NOTHING
       ; DESCRIPTION
                       : THE TITL ROUTINE PRINTS ALL
                       : THE VARIABLE SYMBOLS WHICH
                       :THE USER REQUESTED IN A EASLY
                       : READABLE FORMAT
ý
TITL:
       CALL
               CRLF
                     CARRAGE RETURN AND LINE FEED
       CALL
               CRLF
       MVI
               B, 5
       MVI
               A,20H
                     ; SPACE OVER AWAY FROM
CB1;
       CALL
               OUTCH
                      ; THE EDGE OF THE PAPER
       DCR
               B
       JNZ
               CB1
       MVI
               B, 5
       LHLD
               INST
                      ; THIS ADDRESS MARKS THE END OF THE
       XCHG
                      ; OUTF TABLE
       LHLD
               OUTP
                      ; THIS TABLE HAS THE LIST OF ALL THE
       DCX
               D
                      ; SYMBOLS WHICH ARE TO BE PRINTED
       PUSH
               H
CB2:
       MOV
               A,L
                      ; DETERMINE IF ALL THE
       CMP
                      ; SYMBOLS HAVE BEEN PRINTED
               CB4
       JC
       MOV
               A,H
                      ; A TRICK IS DONE HERE WHERE
       CMP
               \Gamma
                      ; ALL SYMBOLS ARE PRINTED VERTICALY
               CB4
       JC
                      ; THIS IS DONE BY PRINTING ALL THE
       F'OF'
              --
                      FIRST CHARACTERS OF EACH SYMBOL
       INX
              H
                      ; THEN A CRLF AND FRINTING THE
       PUSH
               H
                      ; NEXT CHARACTER OF EACH SYMBOL
       DICR
               В
                      ; AND SO ON FOR THE REST
```

```
JΖ
               CB9
       CALL
               CRLF
       MUI
               C+5
       MVI
               A, 20H
CB3;
       CALL
               OUTCH
       DCR
               \Box
       JNZ
              CB3
CB4:
       MOV
               A, M
CB5;
                     GET A CHARACTER FROM ONE OF THE
       CALL
              DUTCH
                      ; SYMBOLS, PRINT IT THEN INCERT
       MVI
               A, 20H
       CALL
                      ; TWO SPACES BEFORE NEXT CHARACTER
               DUTCH
       CALL
                      ; IS PRINTED
              OUTCH
       PUSH
              D
       LXI
              D, 7
                      ; EACH SYMBOL IS 7 LOCATIONS
       DAD
              n
                      ; AWAY FROM EACH OTHER
       FOP
              D
       JMP
              CB2
                      *KEEP THIS PROCEUS GOING
CB6:
       POP
              Н
                      ; WHEN ALL SYMBOLS HAVE BEEN PRINTED
       CALL
              CRLF
       MVI
                      FRINT OUT A SOLID LINE WHICH
              B, 60
              A, '-'
       MVI
                     ; SEPERATES SYMBOLS FROM UFCOMING DATA
CB7:
       CALL
              OUTCH
       DCR
              В
       JNZ
              CB7
       CALL
              CRLF
       RET
÷
ţ
; FUNCTION
                     : OUTFT
       ; CALLS
                      : PRBYT, OUTCH, OSSL
       ; INPUTS
                      : DUTF, ERROR, WORK
       ; OUTFUTS
                      : WORK
                      : OUTPT ROUTINE FRINTS THE
       ; DESCRIPTION
                      :SIMULATION TABLE T1(MONOTORED
       ÷
                      : POINTS ONLY) AFTER EACH UPDATE
       ; .
                      : ALONG WITH THE CLOCK CYCLE COUNT
       ż
ź
OUTFT:
       LHLD
              OUTF
                     ;LOAD TABLE
       LDA
                     ; TEST FOR POSIBLE ERRORS
              ERROR
              'T'
       CF'I
       JZ
              TIME
       LXI
              B, 5
```

```
WORK+2 ; UPDATE COUNTER
        LDA
        PUSH
                FSW
                        ; PRINT CLOCK UPDATE COUNTER
        CALL
                PRBYT
        POP
                FSW
                        ; INCREMENT COUNTER
        ADI
        DAA
        STA
                WORK+2
        MVI
                A, ' : '
        CALL
                OUTCH
        MVI
                A, 20H
        CALL
                OUTCH
        CALL
                OUTCH
                        ; SEARCH THROUGH OUTP TABLE FOR
CC1:
        MOV
                A,M
                1 * 1
        CPI
                        ; END MARKER
        JNZ
                CC2
        LDA
                ERROR
                      ; ERROR TEST
        CPI
                101
        JNZ
                $+6
        CALL
                OSSL
        CALL
                CRLF
        RET
002:
                В
                        ; PASS OVER SYMBOL
        DAD
        MOV
                E, M
                        ; TO THE ADDRESS PORTION
        INX
                H
                        FOINTER TO LOACTION IN T1
        MOV
                D, M
        INX
                H
        LDAX
                \Gamma
                OUTCH ; FRINT LOGIC VALUE
        CALL
        MVI
                A, 20H
        CALL
                OUTCH
        CALL
                OUTCH
        JMF
                CC1
÷
÷
; FUNCTION
                        : UPDAT
        ; CALLS
                        : N2, N4, A2, A4, D2, D4, R2, R4
                        : E2, E4, TRAC
        ; INPUTS
                        : INF, INST, PLACE, TEST, T2S, T1E
                        :T1S, SYMTS, TRON, COUNT, DELAY
        ; OUTFUTS
                        : ERROR, PLACE, COUNT
        ; DESCRIPTION
                        :UPDAT ROUTINE HAS THE TASK OF
                        : TAKING ALL THE DATA IN T1, RUNNING
                        :THROUGH THE UPDATE SEQUENCE AND
                        STORING THE RESULTS IN T2. THERE
        ý
                        : ARE TEN LOGIC GATE ROUTINES WHICH
                        : ARE CALLED WHICH ARE USED TO DO
                        : THE UPDATING. IF THE TRACE MODE
```

```
ý
                         : WAS SELECTED THEN THE RESULTS ARE
                         : PRINTED AFTER EACH UPDATE.
÷
ģ
UF'DAT:
        MVI
                 A, 0
        STA
                 ERROR
                         ; CLEAR ERROR FLAG
        LHLD
                 INP
                         ; LOAD INPUT SYMBOL STRING
        PUSH
        LHLD
                 INST
                         ; LOAD INPUT DATA STRING
        LDA
                 PLACE
                         ; FIND WHAT PLACE WE ARE UP TO
        MOV
                 C, A
        MVI
                 B, 0
        DAD
                 В
                         ; GET THE PROPER INPUTS
        INR
                 A
        STA
                FLACE
                         JADD ONE TO PLACE
        XCHG
                         FOR NEXT UPDATE PASS
        FOP
                В
CD1:
        LDAX
                 В
                         FIRST TO SEE IF THE
        CPI
                 1 * 1
                         ; END OF THE INPUT STRING
        JZ
                CD2
                         ; WAS ENCOUNTERED
        LXI
                H, 5
        DAD
                 B
        FUSH
                Н
        FOR
                 В
        LDAX
                В
        MOV
                L, A
                         ; MOVE THE DATA FROM THE INPUT
                         ;STRING TABLE INTO THE T1
        INX
                В
        LDAX
                В
                         ; SIMULATION TABLE, ONCE THIS
        MOV
                H, A
                         ; IS DONE THEN AN UPDATE IS READY
        INX
                         ;TO BE PERFORMED ON THIS TEST
                В
        LDAX
                D
                         ; PATTERN
        MOV
                M, A
        XCHG
        MVI
                D_{\bullet}O
        LDA
                TEST
        MOV
                E,A
        DAD
                \Box
        XCHG
        JMP'
                CD1
CD2:
        LHLD
                T2S
                         ; UPDATE IS COMPLETE
        PUSH
                Н
                         ; A TEST IS MADE BETWEEN TI AND
        POP
                В
                         ;T2 TO SEE IF THEY CONTAIN THE
        LHLD
                TIE
                         ; SAME DATA, IF IT DOES NO MORE
        XCHG
                         ; UPDATES ARE NEEDED FOR THIS TIME
        LHLD
                T15
                         ; FRAME. IF THERE IS A DIFFERENCE
CD3:
        MOV
                A,H
                         THEN A STABLE STATE HAS NOT BEEN
        CMP
                ; REACHED, ANOTHER UPDATE IS NEEDED.
```

```
JNZ
                  CD4
         MOV
                  A,L
         CMP
                  E
                  CD5
         JΖ
                           ;T1 T2 COMPARISON TEST
CD4:
         MOV
                  A,M
         STAX
                  B
         INX
                  Н
                  B
         INX
         JMP
                  CD3
CLI5:
         MVI
                  A, 0
                  COUNT
                           ; UPDATE COUNTER
         STA
CD6:
         LHLD
                  SIMTS
                           ; START UPDATE SEQUENCE
         CALL
                  N2
         CALL
                  N4
         CALL
                  A2
         CALL
                  A4
         CALL
                  02
         CALL
                  04
         CALL
                  R2
         CALL
                  R4
         CALL
                  E2
         CALL
                  E4
                           FITEST TO SEE IF TRACE MODE IS ON
         LDA
                  TRON
         CF I
                  1Y1
         CZ
                  TRAC
         LDA
                  COUNT
                           ; UPDATE COUNTER
         INR
         JZ
                  CD13
         STA
                  COUNT
         MOV
                  B, A
         LDA
                  DELAY
                           ; TEST AGAINST USERS SET DELAY
         INR
                  Α
         CMP
                  В
         JNZ
                  CD7
         MVI
                  A, 'T'
                           ;STORE TIMING ERROR
         STA
                  ERROR
CD7:
         LHLD
                  T1S
                           ; LOAD SIMULATION TABLES
         PUSH
                  H
         POP
                  В
         LHLD
                  T2E
         XCHG
                  T25
         LHLD
CD8:
         VOM
                  A,H
                           ; TEST TO SEE IF A COMPLETE SEARCH
         CMF'
                           ; THROUGH THE TWO TABLES HAS
                  \Gamma
         JNZ
                  CD9
                           ; BEEN MADE
         MOY
                  A,L
         CMP
                  Ε
         RZ
CD9:
         LDAX
                           ; MAKE TI TZ COMPARISON TUST
         CMP
                  M
         JNZ
                  0110
```

```
INX
                В
        INX
                Н
        JMP
                CD8
CD10:
        LHLD
                TIS
        PUSH
                H
        POP
                В
        LHLD
                T2E
        XCHG
        LHLD
                T2S
CD11:
        MOV
                A, H
        CMP
                D
        JNZ
                CD12
        MOV
                A, L
        CMP
        JΖ
                CD6
CD12:
        MOV
                        ; MOVE T1 INTO T2
                A, M
        STAX
                В
                        ; TO START SIMULATION
        INX
                В
        INX
                H
        JMP
                CD11
CD13:
        MVI
                A,'O'
                        ; OSCILLATION ERROR
        STA
                ERROR
        LHLD
                T2S
                        ; SEARCH THROUGH THE TWO TABLES
        FUSH
                H
                        ; TO FIND WHERE THEY DIFFER
        POP
                В
        LHLD
                TIE
        XCHG
        LHLD
                T15
CD14:
        MOV
                A, L
        CMP
                E
        JNZ
                CD15
        MOV
                A, H
        CMP
                D
        RZ
CD15:
        LDAX
                В
        CMP
                M
        JΖ
                CD16
        MVI
                M, 'X'
                        ; PUT LOGIC 'X' IN LOCATIONS WHICH
CD16:
        INX
                В
                        ; DIFFER
        INX
                H
        JMP
                CD14
÷
ż
÷
; FUNCTION
                        :N2
        ; CALLS
                        : CONV, ROONV, CHANG
        ; INFUTS
                        :NA2
        ; DUTFUTS
                        : NOTHING
```

```
:NZ IS THE JWO INPUT NAND
      ; DESCRIPTION
                   GATE SIMULATION ROUTINE.
ŷ
ż
N2:
      LDA
            NA2
                  ; # OF 2 INPUT NAND GATES
      ORA
                   ; IF ZERO MOVE TO NEXT GATE TYPE
            Α
      RZ
      MOV
            C+A
CE1:
            CONV
                   GET THE FIRST INPUT VALUE
      CALL
      MOV
            B, A
      CALL
             CONV
                   ; GET THE NEXT INPUT VALUE
      ANA
                   ; LOGICAL AND
      CMA
                   ; COMPLEMENT RESULTS
                   ; STRIP OFF UNIMPORTANT INFORMATION -
      ANI
            03H
      CPI
             1
      JNZ
            $+5
      MVI
            A, 2
            ROONV
      CALL
      CALL
           CHANG
                  ;STORE RESULTS AWAY
      DOR
            \Box
      JNZ
            CE1
                  SEE IF ALL THESE GATES ARE DONE
      RET
ř
; FUNCTION
                  : N4
                  ; CONY, ROONY, CHANG
      ; CALLS
      ; INPUTS
                   : NA4
      ; OUTPUTS
                   : NOTHING
      ; DESCRIPTION
                   :N4 IS THE ROUTINE WHICH
                   :SIMULATES A FOUR INFUT
                   : MAND GATE
7
ż
÷
÷
7
      LDA
           NA4
                  ;# OF 4 INPUT NAND GATES
N4 :
      ORA
            Α
      RΖ
      YOM
            CA
                  : SAVE COUNT
            CONV
                  FIRST INPUT
CF1:
      CALL
      MOV
            B, A
```

```
CALL
              CONV
                     *SECOND INPUT
       ANA
                     ; LOGICAL AND
              В
       MOV
              B,A
      CALL
              CONV
                     ; THIRD INPUT
       ANA
              R
                     ; LOGICAL AND
       MOV
              B, A
       CALL
              CONV
                     FOURTH INPUT
       ANA
                     ;LOGICAL AND
              В
       CMA
                     ; COMPLEMENT THE ANSWER
       ANI
              HEO
       CPI
              1
       JNZ
              $+5
       MVI
              A, 2
                     ; CONVERT TO PROPER FORMAT
       CALL
              RCONV
       CALL
                    ; STORE ANSWER AWAY
              CHANG
       DICR
                    DECREMENT GATE COUNT
       JNZ
              CF1
       RET
ŝ
i
; FUNCTION
                    : A2
       ; CALLS
                     : CONV, RCONV, CHANG
       ; INPUTS
                     : AN2
       ; OUTPUTS
                     : NOTHING
       ; DESCRIPTION
                     ; AZ IS THE ROUTINE WHICH
                     :SIMULATES A TWO INPUT
                     : AND GATE
       ż
ż
ŷ
                     ; # OF 2 INPUT AND GATES
A2:
       LDA
              AN2
       ORA
              Α
       RZ
              C,A
                     ; SAVE COUNT
       MOV
CG1:
       CALL
              CONV
                     ;FIRST INPUT
       MOV
              B,A
              CONV
                     ; SECOND INPUT
       CALL
              В
                     ; LOGICAL AND
       ANA
              HEO
       ANI
       CPI
              1
       JNZ
              $+5
              A, 2
       MVI
                    CONVERT TO PROPER FORMAT
       CALL
              RCONV
       CALL
              CHANG ; STORE AWAY THE ANSWER
```

```
DCR
              \mathbb{C}
                     ; DECREMENT GATE COUNT
       JNZ
              CG1
       RET
ż
ż
ż
; FUNCTION
                     : A4
       ; CALLS
                     : CONV, RCONV, CHANG
       ; INPUTS
                      : AN4
       ; OUTPUTS
                      : NOTHING
                      : A4 IS THE ROUTINE WHICH
       ; DESCRIPTION
                      :SIMULATES A FOUR INFUT
                      : AND GATE
ż
ý
ż
ż
                      ; # OF 4 INPUT AND GATES
              AN4
A4:
       LDA
       ORA
              Α
       RZ
                      ; SAVE COUNT
              C+A
       MOV
                      ; FIRST INPUT
CH1:
       CALL
              CONV
       MOV
              B, A
                      ; SECOND INPUT
       CALL
              CONV
                      ; LOGICAL AND
       ANA
              В
       MOV
              B, A
       CALL
              CONV
                      ; THIRD INPUT
                      ; LOGICAL AND
       ANA
              В
       MOV
              B,A
                      ; FOURTH INPUT
       CALL
              CONV
                      ; LOGICAL AND
       ANA
              В
              HEQ
       ANI
       CF.I
              1
       JNZ
              $+5
              A+2
       MVI
                     ; CONVERT TO PROPER FORMAT
       CALL
              RCONY
       CALL
              CHANG
                     ;STORE AWAY THE ANSWER
       DCR
              \mathbb{C}
                     ; DECREMENT GATE COUNT
       JNZ
              CH1
       RET
÷
ţ
```

```
FUNCTION
                   : 02
      ; CALLS
                   : CONV, RCONV, CHANG
      ; INPUTS
                   : OR2
      ; OUTFUTS
                   : NOTHING
      ; DESCRIPTION
                   :02 IS THE ROUTINE WHICH
                   :SIMULATES A TWO INFUT
                   : OR GATE
÷
÷
02;
      LDA
            OR2
                  ; # OF 2 INPUT OR GATES
      ORA
            Α
      RZ
      MOV
            C+A
                   ; SAVE GATE COUNT
CI1:
      CALL
            CONV
                   ;FIRST INPUT
      MOV
            B, A
      CALL
            CONV
                   ; SECOND INPUT
      ORA
            B
                   ; LOGICAL DR
      ANI
            03H
      CF I
            1
      JNZ
            $+5
      MVI
            A, 2
      CALL
            RCONV
                  CONVERT TO PROFER FORMAT
      CALL
            CHANG ; SAVE THE ANSWER
      DCR
            \mathbb{C}
      JNZ
            CIi
                  ; DECREMENT GATE COUNT
      RET
ţ
ĵ
; FUNCTION
                  ‡ 04
                  : CONV, REONV, CHANG
      ; CALLS
      ; INPUTS
                   : DR4
      ; OUTFUTS
                   : NOTHING
      ; DESCRIPTION
                   :04 IS THE ROUTINE WHICH
                   :SIMULATES A FOUR INPUT
                   OR GATE
ý
      LDA
04:
           OR4 ; # OF 4 INPUT OR GATES
      CRA
            A
```

```
RZ
                     ; SAVE GATE COUNT
       MOV
               C+A
CJ1;
                     FIRST INPUT
       CALL
              CONV
       MOV
               B, A
                      ; SECOND INPUT
       CALL
              CONY
       ORA
              В
                      ;LOGICAL OR
       MOV
              B, A
       CALL
              CONV
                      ; THIRD INPUT
       ORA
              В
                      ; LOGICAL OR
       MOV
              B, A
       CALL
              CONV
                      ; FOURTH INPUT
       ORA
              В
                      ;LOGICAL OR
       ANI
              03H
       CPI
              1
       JNZ
              $+5
       MVI
               A, 2
                     ; CONVERT TO PROPER FORMAT
              RCONV
       CALL
       CALL.
              CHANG ; STORE AWAY THE ANSWER
       DCR
              C
               CJ1
                     ; DECREMENT GATE COUNT
       JNZ
       RET
÷
; FUNCTION
                    :R2
                     : CONV, RODNV, CHANG
       ; CALLS
       ; INPUTS
                      * NO2
                      :NOTHING
       ; OUTPUTS
                      :R2 IS THE ROUTINE WHICH
       ; DESCRIPTION
                      :SIMULATES A TWO INPUT
                      : NOR GATE
       <del>,</del> .
$ ***************
ż
ý
                     ;# OF 2 INPUT NOR GATES
              N02
R2:
       LDA
       ORA
               Α
       RΖ
               C,A
                     ; SAVE GATE COUNT
       MOV
                      ; FIRST INFUT
CK1:
       CALL
               CONV
       MOV
               B, A
                      ; SECOND INPUT
       CALL
               CONV
       ORA
                      ;LOGICAL OR
               B
                      ; COMPLEMENT ANSWER
       CHA
       AMI
               03H
       CPI
               1
```

```
JNZ
            $+5
      MVI
            A, 2
            ROONV ; CONVERT TO PROPER FORMAT
      CALL
                   ;STORE AWAY THE ANSWER
            CHANG
      CALL
      DCR
            CK1 ; DECREMENT GATE COUNT
      JNZ
      RET
ż
ż
; FUNCTION :R4
                   : CONV, ROONV, CHANG
      ; CALLS
      ; INFUTS
                   : NO4
      ; DUTFUTS
                   : NOTHING
      ; DESCRIPTION
                   :R4 IS THE ROUTINE WHICH
                   :SIMULATE A FOUR INPUT
                   : NOR GATE
î
                  ; # OF 4 INFUT NOR GATES
      LUA
           ND4
R4:
      ORA
            A
      RΖ
           C,A
                  ; SAVE GATE COUNT
      MOV
CLi:
            CONV
                   ; FIRST INPUT
      CALL
      MOV
            B, A
      CALL
            CONV
                   ; SECOND INFUT
      ORA
            В
                   ;LOGICAL OR
      MOV
            B,A
                   ; THIRD INPUT
      CALL
            CONV
      ORA
            В
                   ;LOGICAL OR
            B, A
      MOV
            CONV
                   ; FOURTH INFUT
      CALL
      ORA
                   ;LOGICAL OR
                   ; COMFLEMENT ANSWER
      CMA
           03H
      ANI
      CPI
            1
            $+5
      JNZ
      MVI
            A, 2
      CALL
            RCONV ; CONVERT TO PROPER FORMAT
            CHANG ; STORE AWAY THE ANSWER
      CALL
      DCR
            C
      5.17
            CL1 ; DECREMENT GATE COUNT
      万里的
```

```
ż
; FUNCTION
                  ;E2
      ; CALLS
                  : CONV, RCONV, CHANG
      ; INPUTS
                  :EX2
      ; OUTPUTS
                  : NOTHING
      ; DESCRIPTION
                  :E2 IS THE ROUTINE WHICH
                  :SIMULATES A TWO INPUT
      ŷ
                  : EXOR GATE
÷
÷
                 ; # OF 2 INPUT EXOR GATES
E2:
      LDA
            EX2
      DRA
            A
      RZ
      MOV
            C, A
                  ; SAVE GATE COUNT
CM1:
      CALL
            CONV
                  FIRST INPUT
      MOV
            B, A
      CALL
            CONV
                  ; SECOND INPUT
      XRA
                  ;LOGICAL EXOR
            B
      ANI
            03H
      CPI
            ĺ
      JNZ
            $+5
      MVI
            A+2
            RCONV
      CALL
                  ; CONVERT TO PROPER FORMAT
                 ;STORE AWAY THE ANSWER
      CALL
            CHANG
      DCR
            C
                 *DECREMENT THE GATE COUNT
      JNZ
            CM1
      RET
ż
; E4
      ; FUNCTION
                  : CONY, RCONY, CHANG
      ; CALLS
      ; INFUTS
                  :EX4
      ; OUTPUTS
                  : NOTHING
                  : EX4 IS THE ROUTINE WHICH
      ; DESCRIPTION
                  :SIMULATES A FOUR INPUT
                  : EXOR GATE
      ż
÷
```

```
ý
÷
ż
E4:
       LDA
               EX4
                      ; # OF 4 INPUT EXOR GATES
       ORA
               Α
       RZ
       MOV
               C,A
                      ; SAVE GATE COUNT
CN1:
       CALL
               CONV
                      ; FIRST INPUT
       MOV
               B, A
               CONV
       CALL
                      ; SECOND INPUT
       XRA
               B
                      ;LOGICAL EXOR
       MOV
               B, A
       CALL
               CONV
                      ; THIRD INPUT
       XRA
               В
                       ;LOGICAL EXOR
       MOV
               B, A
       CALL
               CONV
                       ; FOURTH INPUT
       XRA
                      ; LOGICAL EXOR
       ANI
               HE0
       CPI
               1
       JNZ
               $+5
       MVI
               A, 2
       CALL
               RCONV
                      ; CONVERT TO PROPER FORMAT
       CALL
               CHANG
                      ; STORE AWAY THE ANSWRE
       DOR
               С
       JNZ
               CN1
                      ; DECREMENT GATE COUNT
       RET
; FUNCTION
                      : CONV
       ; CALLS
                      : NOTHING
       ; INPUTS
                      : NOTHING
       ; OUTPUTS
                     DMIHTOM:
        ; DESCRIPTION
                      : CONV TAKES A DIGITAL LOGIC
                      : CONSTANT AND CONVERTS IT TO ONE
                      : WHICH DLS CAN OPERATE ON, FIRST
                      :THE ADDRESS FROM THE UPDATE
                      : SEQUENCE TABLE IS GOTTEN. THIS
                      :FOINTS TO TABLE TI WHICH HAS
                      : THE LOGIC VALUE FOR THE GIVEN
                      : ADDRESS.
                      ;LOGIC '1' --> 01H
                      :LOGIC '0' --> OOH
                      :LOGIC 'X' --> 10H
ì
```

```
Ť
CONV:
      MOV
             E,M
                   THE UPDATE SEQUENCE TABLE
      INX
             Н
                    ; ADDRESS, POINTING TO T1
      VOM
             D, M
      INX
             Н
      LDAX
             D
                   ; DATA FROM Ti
      ANI
             OFH
                   ;STRIE DEF THE 4 MSRS'
      RZ
      CPI
             1
      JNZ
                    CONVERT TO NEW FORMAT
             DAI
      ORI
      RET
                   ; RETURN WITH NEW FORMATED
DAI:
      MVI
             A, 2
                   ; DATA IN ACC
      RET
÷
; FUNCTION
                   : RCONV
                    : NOTHING
       ; CALLS
       ; INPUTS
                   : NOTHING
       ; OUTPUTS
                    : NOTHING
       ; DESCRIPTION
                    : RCONV ROUTINE TAKES DATA WHICH
                    :THE PROGRAM HAS OPERATED UPON
                    : AND CONVERTS IT BACK TO THE
                    :FROFER FORMAT TO BE STORE AWAY
ROONV:
       CPI
                    ; IF IT MATCHES THEN CONVERT
             O
             $+6
       JNZ
       MVI
             A,'O'
                   ; IT TO LOGIC 'O'
       RET
             3
       CPI
                    ; DEFALT CONVERT IT TO LOGIC '1'
       JNZ
             $+6
       MVI
             A, '1'
       RET
             A, 'X' ; CONVERT IT TO LOGIC 'X'
       MVI
       RET
;
ì
```

```
; FUNCTION
                      : CHANG
       CALLS
                      : CONV, REDNY
       ; INPUTS
                      : XPAS
       ; OUTPUTS
                      : NOTHING
       ; DESCRIPTION
                      : THE CHANG ROUTINE INTRODUCES
                      :THE PROPAGATION DELAY INTO
      , ;
                      : THE SIMULATED NETWORK. THIS IS
                      :DONE BY TESTING AN OUTPUT TO
                      : MAKE SURE IT HAS BEEN IN THE
       ;
                      :TRANSITION STATE FOR ONE
                      : UPDATE CYCLE
ý
÷
;
ż
CHANG:
       MOV
               B, A
       CALL
               CONV
                      ; THE DELAY PROCESS IS DONE BY
       CALL
                      ; TESTING TO SEE IF ANY CHANGE
               RCONV
       CMP
               В
                      ; OCCURED BETWEEN THE N & N+1 STATE
       RZ
       CPI
              / X /
       DCX
               H
       DCX
               Н
       JNZ
               DB2
                      GET OUTPUT READY TO CHANGE
       MOV
               A, B
DB1:
       MOV
               E, M
                      GET LOCATION IN T2 TABLE
        INX
               H
       MOV
              D, M
               Н
        INX
        STAX
               D
                      STORE NEW OUTPUT IN T2
        RET
DB2:
        LDA
               XPAS
                      ; TEST TO SEE IF USER
        CPI
               141
                      ; HAD ISSUED THE X-PASS COMMAND
        JNZ
               DB1-1
        MVI
               A, 'X'
                      ;X-FASS
        JMP
               DB1
ŝ
÷
ý
; FUNCTION
                      * TRACE
        ; CALLS
                      : OUTCH, GETCH, CRLF
        ; INPUTS
                       : NOTHING
        ; OUTPUTS
                      : TRON, XPAS
        ; DESCRIPTION
                      :TRACE FINDS OUT FROM THE USER IF
                       :THEY WANT TO OPERATE IN THE TRACE
                      : MODE AND IF THEY WANT TO DEERATE
        7
```

```
:WITH THE X-PASS MODE.
 TRACE:
       LXI
              H, DC2
DC1:
       MOV
              A,M
                     ; PRINT OUT THE FIRST MESSAGE
              171
       CPI
       JΖ
              DC3
       INX
              H
       CALL
              DUTCH
                     ; DOES USER WANT TRACE MODE
       JMF.
              DC1
 DC2:
       DB
              OAH, ODH, 'TRACE=?'
       CALL
 DC3:
              GETCH
                    ; GET RESPONCE TO THE QUESTION
       STA
              TRON
                     ; STORE THE RESPONCE
       CALL
              CRLF
       LXI
              H,DC5
 DC4:
       MOV
              A, M
              171
       CPI
       JΖ
              DC6
        INX
              H
       CALL
              OUTCH
                     FRINT SECOND MESSAGE
       JMP
              DC4
                     ; DOES USER WANT X-PASS
. DC5:
       DR
              'X-PASS=?'
 DC6:
       CALL
              GETCH
                    GET ANSWER TO QUESTION
       STA
                     ; SAVE ANSWER
              XFAS
       CALL
             CRLF
       CALL
              CRLF
        CALL
              CRLF
        CALL
              CRLF
        CALL
              CRLF
        RET
 ÷
 ; FUNCTION
                     : TRAC
        ; CALLS
                     OUTFT:
        ; INPUTS
                     : WORK
        ; DUTFUTS
                     : WORK
        ; DESCRIPTION
                     :TRAC IS THE ROUTINE WHICH
                     : WHEN THE USER REQUESTS A
                     :TRACE, A PRINTOUT OF EACH
                     : UPDATE CYCLE IS MADE.
 ý
 ŷ
```

```
÷
ź
TRAC:
      CALL
             OUTPT ; FRINT MONITORED LOGIC POINTS
      LDA
             WORK+2
      ADI
             99H
                   DECREMENT BCD COUNTER
      DAA
      STA
             WORK+2 ; WHICH IS IN THIS LOCATION
      RET
÷
ż
; FUNCTION
                    :TIME
      ; CALLS
                    : OUTCH
      ; INPUTS
                    : BEGIN
      ; OUTFUTS
                    : NOTHING
      ; DESCRIPTION
                    :TIME IS THE ERROR ROUTINE
                    : WHICH IS CALLED WHEN THE
                    :SIMULATED NETWORK HAS NOT
                    : REACHED A STABLE STATE IN
      ÷
                    : THE ALLIDTED TIME.
÷
ż
÷
TIME:
      LXI
             H, EB1
                   FRINT ERROR MESSAGE
                    ;STOP THE SIMULATION DEAD
      MOV
             A \cdot M
      CPI
             171
                    ; AND INFORM USER OF TIME PROBLEM
      JΖ
             EB2
      CALL
             OUTCH
      INX
             H
      JMF'
             E+3MIT
EB1:
      DB
             'THE CIRCUIT HAS NOT REACHED A STABLE STATE?'
EB2:
      LXI
             SP, BEGIN
                         ; RESTART SIMULATOR
      JMP
            EAA
ż
÷
FUNCTION
                   : OSSL
      ; CALLS
                   :OUTCH
      ; INPUTS
                   :NOTHING
      ; OUTFUTS
                   : MOTHING
      ; DESCRIPTION
                   : OSSL IS THE ROUTINE WHICH
```

```
: INFORMS THE USER THAT THE
                        :SIMULATED NETWORK IS IN A
                        : OSCILATION STATE, AFTER THE
                        *MESSAGE IS PRINTED THE ROUTINE
                        :WILL INCERT LOGIC 'X' IN ALL
                        :T1 AND T2 POSITIONS WHICH
                        : ARE CAUSING THE PROBLEM.
$ 我探谈我们还必须我说在我会我们的我们的不会的的,我们就不会的人,我们就会看到我们的的人,我们就会会会会会会会会会会会会会会会。
÷
05SL:
        LXI
               H,EC1 ;FRINT ERROR MESSAGE
        MOV
                A, M
                171
        CF'I
                        ; RETURN TO NORMAL OF ERATION
        RZ
        CALL
                DUTCH
        INX
                Н
                OSSL+3
        JMP
                'THE CIRCUIT IS OSSILATING?'
EC1:
        DB
```

# 4.9 General Purpose Routines and Memory Allocation

```
; FUNCTION : GETCH & OUTCH
                 :CI,CO
      CALLS
      ; INPUTS
                 : NOTHING
      ; OUTPUTS
                 : NOTHING
                 : GETCH IS THE GET CHARACTER
      ; DESCRIPTION
                 : FROM THE TERMINAL ROUTINE.
                 : DUTCH IS THE ROUTINE WHICH
                 : PRINTS THE CHARACTER THAT IS
                 : IN THE ACC. THIS ROUTINE IS THE
                 ONLY ONE WHICH MUST BE CHANGED
                 :FOR CUSTOMIZING THE I/O.
GETCH: CALL CI ; CPM GET CHARACTER ROUTINE
DUTCH: PUSH B
     MOV
          C \cdot A
     CALL CO
                 CPM PRINT CHARACTER ROUTINE
     FOF
          В
     RET
                 ; ALL DONE
; FUNCTION : CRLF
     ; CALLS
                 : OUTCH
     ; INPUTS
                 : NOTHING
     ; OUTFUTS
                 : NOTHING
     ; DESCRIPTION
                 : CRLF ROUTINE PRINTS A
                 : CARRAGE RETURN FOLLOWED
                 : BY A LINE FEED
CRLF:
     MVI
          A,ODH ; CARRAGE RETURN
     CALL
          OUTCH ; PRINT IT
     MVI
          A, OAH ; LINE FEED
     CALL
           OUTCH
                FRINT IT
     RET
;
```

```
;
FNER
       :FUNCTION
       ; CALLS
                    : NOTHING
       ; INPUTS
                     TX3:1:
                     : CARRY FLAG
       ; OUTFUTS
                     : FNDP ROUTINE SCANS THROUGH
       ; DESCRIFTION
                     : THE SOURCE FROGRAM TO FIND
                     : THE '.' CHARACTER
FNDF:
       PUSH
              \square
       XCHG
       LHLD
             NEXT
                    GET ADDRESS OF LAST
                     ; SOURCE PROGRAM BYTE
       XCHG
                    ; TEST TO SEE IF WE ARE
       MOV
ZAL:
              A,L
       CMF
             E
                     ; AT THE LAST BYTE
       JNZ
              ZA2
       MOV
             A, H
                    ; IF NO '. ' FOUND THEN
       CMP
             ; CLEAR THE CARRY FLAG
       JNZ
              ZA2
       STC
       CMC
       FOF
             \prod
      RET
                    GET A SOURCE BYTE
ZAZ:
       MOV
             A, M
             H
       INX
             ' , '
                    ; COMPARE IT TO THIS
       CFI.
                    ; NOT FOUND KEEP LOOKING
       JNZ
             ZA1
                    FOUND SET CARRY
       STC
             \Gamma_1
      FOP
       RET
÷
÷
: FUNCTION
                    :FNDS
                    : NOTHING
      ; CALLS
                    : MOUTING
      ; OUTFUTS
                    : NOTHING
      ; OUTPUTS
                    :FNDS IS THE ROUTINE WHICH
      ; DESURIPTION
                    FINDS A '/' IN THE SOURCE
      î
                    : PROGRAM
      ÷
```

```
FNDS:
    MOV
          A,M
              GET A CHARACTER
     INX
         H
               ; SEE IF WE HAVE LIVER SHOT THE MARK
     CPI
          1 , 1
     RZ
          111
     CF I
              ; IS IT A MATCH
     RZ
     JMF'
         FNDS ; NO TRY AGAIN
; FUNCTION
              : FMDCH
     ; CALLS
               : NOTHING
     ; INPUTS
               : NOTHING
     ; OUTPUTS
               : NOTHING
               :FNECH IS THE ROUTINE WHICH
     ; DESCRIPTION
               :FINDS A CHARACTER WHICH LIES
               :BETWEEN 'A' AND 'Z'.
FNDCH: MOV
         A,M ;GET A CHARACTER
     CF I
          'A'
               ; SEE IF IT IS BETWEEN 'A'
     JF
          ZB1
     INX
          ;⊣
     JMP
         FNDCH
ZB1:
     CPI
          'Z'+1 ; AND 'Z'
     FIM
     INX
     JMF
         FNECH
; FUNCTION
               : PRBYT
     ; CALLS
               OUTCH:
     ; INFUTS
               DM1HTGM:
```

```
; DESCRIPTION
                  :THE PRBYT ROUTINE TAKES
                   : THE CONTENTS OF ACC AND
                   : PRINTS IT AS TWO HEX
                   : DIGITS
PRBYT:
      PUSH
            PSW
      RAR
                   ; MOVE THE FOUR MSB'S TO
      RAR
                   ; THE LSB FOSITIONS
      RAR
      RAR
      ANI
            OFH
                   ;STRIP OFF THE TOP
                   ; CONVERT TO PROPER FORMAT
      ORI
            HOE
      CPI
            HAE
      JC
            $45
            7
      ADI
      CALL
            DUTCH
                   FRINT FIRST DIGIT
      POF
            F:SW
                   ; BRING BYTE BACK
                   ; TAKE THE TOP OFF
      ANI
            OFH
      ORI
            30H
                   CONVERT IT
      CPI
            HAE
      JC
            $45
      ADI
            7
      CALL
            OUTCH ; FRINT IT
      RET
ż
÷
; FUNCTION
                   : GETUM
      ; CALLS
                   :GETCH
      ; INFUTS
                   : NOTHING
      ; OUTFUTS
                   : NOTHING
       ; DESCRIPTION
                   GETOM ROUTINE GETS A
                   :DECMIAL NUMBER (0-255)
                   : FROM THE USER, ALL NUMBERS
                   COME IN ASCII MUST BE
                   : CONVERTED TO HEX.
GETOM: CALL GETCH ; GET A CHARACTER
```

```
CPI
                     ; IT MUST BE BETWEEN
      RM
                     ; 0 AND 9
              191+1
       CFI
      R:P
       PUSH
              PSW
                     ; SAVE IT
       MOV
              A, B
                     ; B < -- CURRENT COUNT
       ORA
                     ; CLEAR CARRY
                     ; DOUBLE IT. 10=(2*2*2*N+2*N)+(N+1)
       RAL
       MOV
              B, A
       ORA
              Α
       RAL
       ORA
              A
       RAL
       ADD
              В
                     ; FINAL RESULTS
       MOV
              B, A
       FOF
              FSW
                     GET NUMBER
       ANI
              OFH
       ADD
              B
                     ; ADD THE NEXT DIGIT
       MOV
             B_{i}A
       JMP
              GETOM
ţ
; MEMORY ALLOCATION
       ÷
ý
START:
      DS
              2 ; BEGINNING OF SOURCE PROGRAM
NEXT:
      DS
              2 ; END OF SOURCE PROGRAM
WORK:
      DS
              4
                ; TEMPORY WORK REGISTERS
LENTH: DS
                ; LENGTH OF A SOURCE LINE
DELAY: DS
                 CYCLE DELAY COUNT
              1
TEST:
      DS
                 ; NUMBER OF UPDATE COUNTS
              1
COUNT: DS
              1
                ; TOTAL NUMBER OF SYMPOLS
PLACE: DS
              1
                 ; TEMPORY UPDATE COUNT
ERROR: DS
                 ; TYPE OF ERROR
              1
NUMB:
      DS
                ; NUMBER OF LOGIC GATES
TRON:
       IIS
                 ; TRACE CONTROL CHARACTER
              1
XPAS
       DS
              1 ; X-PASS CONTROL CHARACTER
              2 ;START OF SYMBOL TABLE
SYMBS: DS
SYMBE:
       IIS
                 ; END OF SYMBOL TABLE
T1:5:
       US
              2
                FISTART OF TI TABLE
TIE;
       DS
              2 FENU OF TI TABLE
```

T2S: T2E: SIMTS: SIMTE: INP: OUTF: INST:	DS DS DS DS DS DS	2 2 2 2 2 2 2 2	;START OF T2 TABLE ;END OF T2 TABLE ;START OF UPDATE SEQUENCE TABLE ;END OF UPDATE SEQUENCE TABLE ;START OF INP TABLE ;START OF OUTP TABLE ;START OF TEST DATA STRING
NAZ:	DS	1	; # OF 2 INPUT NAND GATES
NA4:	DS	1	; # OF 4 INPUT NAND GATES
ANZ:	IIS	1	; # OF 2 INPUT AND GATES
AN4	DS	1	; # OF 4 INPUT AND GATES
OR2:	DS	1	;# OF 2 INPUT OR GATES
0R4:	DS	1	; # OF 4 INFUT OR GATES
NC 2:	DS	1	; # OF 2 INPUT NOR GATES
NO4:	DS	1	; # OF 4 INPUT NOR GATES
Ex2:	DS	1	;# DF 2 INPUT EXOR GATES
EX4:	DS .	1	; # OF 4 INFUT EXOR GATES
BUFFR:	DS	64	; INPUT DATA BUFFER
DATA:	DS	1	;START OF SOURCE PROGRAM
	END		<u>.</u>

#### CHAPTER 5

#### USING THE DIGITAL LOGIC SIMULATOR

## 5.1 Design Examples

In order for the user to get a better grasp of how DLS operates a few design examples are given. On the computer printouts that which is underlined is what the user has typed. The comments along the right side were added later to emphasize certain points.

The first design example has its printout previously shown in Figure 2-2. Now what will be done is to show how all that came about. Figure 5-1 is the circuit to be simulated.




Figure 5-1

Once the simulator starts to run the title will be printed followed by a question. The simulator wants to know if it should clear the tables in the memory. This is for protecting against destroying old files in memory.

#### DIGITAL LOGIC SIMULATOR

### CLEAR MEMORY ? YES

: 1000 .INPUT. DATA, GATE, RESET

: 2000 :AND/2. DATA, GATE, A topigraphical dis: 3000 .AND/2. RESET, OUTPT, O cription of the
: 4000 .OR/2. A,O,OUTPT network.
: 5000 .PRINT. DATA, GATE, RESET, A,OUTPT

:6ØØØ .END.

### : COMP

.INPUT. DATA, GATE, RESET

.AND/2. DATA, GATE, A

.AND/2. RESET, OUTPT, O

.OR/2. A,O,OUTPT

.PRINT. DATA, GATE, RESET, A, OUTPT

.END.

 $AND/2 = \emptyset 2$   $OR/2 = \emptyset 1$ 

### : FANOUT

DATA :Ø1
GATE :Ø1
RESET :Ø1

Α

:Ø1

Once the discription is done the compile command is issued.

The compiler will print the discription along with the logic gate count

The user requests fanout analysis.

OUTPT:Ø1
O :Ø1

### : EXEC

# OF TIME UNITS PER PULSE =  $\underline{10}$ # OF TEST INPUTS =  $\underline{7}$ TRACE =  $\underline{NO}$ X-PASS = YES

DATA : XX11110GATE : X01000RESET : X0110

The execution command is given.

The executer will request some simulation parameters.

The input test patterns.

			R		0	
	D	G	$\mathbf{E}$		U	
	A	A	S		$\mathbf{T}$	
	${ m T}$	$\mathbb{T}$	${ m E}$		P	
	Α	E	$\mathbf{T}$	Α	$\mathbf{T}$	
oø:	Х					 

 ØØ:
 X
 X
 X
 X

 Ø1:
 X
 Ø
 Ø
 Ø

 Ø2:
 1
 1
 1
 1

 Ø3:
 1
 Ø
 1
 Ø
 1

 Ø4:
 1
 Ø
 Ø
 Ø
 Ø

 Ø5:
 1
 /Ø
 1
 Ø
 Ø


 Ø6:
 Ø
 1
 1
 Ø
 X

DLS simulation printout.
There exists a

There exists a possible hazard when DATA and GATE

THE CIRCUIT IS OSCILLATING

change at the same time.



By putting a delay in the GATE line the two logic levels no longer change simultaniously.

Figure 5-2

:2000 .AND/2. DELAY, DATA, A :1500 .AND/2. GATE, GATE, DELAY

### : COMP

.INPUT. DATA, GATE, RESET

.AND/2. GATE, GATE, DELAY

.AND/2. DELAY, DATA, A

.AND/2. RESET, OUTPT.O

.OR/2. A,O,OUTPT

.PRINT. DATA, GATE, RESET, A, OUTPT

.END.

 $AND/2 = \emptyset 3$   $OR/2 = \emptyset 1$ 

### :FANOUT

DATA :Ø1

GATE :Ø2

RESET :Ø1

DELAY:: Ø1

A :Ø1

OUTPT :Ø1

0 :Ø1

#### :EXEC

# OF TIME UNITS PER PULSE = 100 # OF TEST INPUTS = 7 TRACE = NO X-PASS = YES The delay is simply an AND gate with both inputs tied together.

The user simply modifies one line and adds another then recompiles the network.

DATA GATE RESE	: <u>X</u>	Ø1Ø	ØØ1			Run it through the same test pattern.
	D A T A	G A T E	S	Ā	O U T P T	
Ø: Ø1: Ø2: Ø4: Ø5: Ø6:	X X 1 1 1	X Ø 1 Ø Ø Ø 1	X Ø 1 1 Ø 1	X Ø 1 Ø Ø Ø	X Ø 1 1 Ø Ø Ø	No hazard exists.

The second example will show how DLS detects race conditions. Figure 5--3 is simply a string of OR gates.




Figure 5-3

By using the DLS trace mode signal propagation can be viewed.

Clear out the

memory and describe

the new network.

:NEW

CLEAR MEMORY ?YES

: 1000 .INPUT. INPUT

:2ØØØ .OR/2. INPUT,INPUT,AAA

:2001 .OR/2. AAA,AAA,BBB

:2ØØ2 .OR/2. BBB,BBB,CCC

:2ØØ3 .OR/2. CCC,CCC,DDD

 $:2\emptyset\emptyset4$  .OR/2. DDD,DDD,EEE

:2005 .OR/2. EEE,EEE,OUTPT

:3000 .PRINT. INPUT, AAA, BBB, CCC, DDD, EEE, OUTPT

:4ØØØ .END.

:COMP

.INPUT. INPUT

.OR/2. INPUT, INPUT, AAA

.OR/2. AAA,AAA,BBB

.OR/2. BBB,BBB,CCC

.OR/2. CCC,CCC,DDD

.OR/2. DDD,DDD,EEE

.OR/2. EEE, EEE, OUTPT

.PRINT. INPUT, AAA, BBB, CCC, DDD, EEE, OUTPT

.END.

 $OR/2 = \emptyset6$ 

### :FANOUT

INPUT: Ø2

AAA :Ø2

BBB :Ø2

```
CCC :Ø2
DDD :Ø2
EEE :Ø2
OUTPT:ØØ
```

# : EXEC

```
# OF TIME UNITS PER PULSE = 10/2
# OF TEST INPUTS = 2/2
TRACE = 2/2
X-PASS = 2/2
```

Execute the simulator with the trace mode on.

# INPUT: Ø1

	I N P U T	A A A	B B B	CCC	D D D	E E E	O U T P T		
	ØØØØØØØ0111111111	X Ø Ø Ø Ø Ø Ø Ø X 1 1 1 1 1 1 1	XXØØØØØØØØX11111	-XXXØØØØØØØØX1111	XXXXØØØØØØØØX111	XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX	XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX	<b>←</b> -stable	state
Ø1:	1	1	1	1	1	1	1	<b>←</b> -stable	state

Re-execute the network but this time set the clock up so that there will only be five update cycles per time unit.

### : EXEC

# OF TIME UNITS PER PULSE = 5 # OF TEST INPUTS = 2TRACE = YESX-PASS = YES

Re-executer the network this time with only five update cycles per time unit.

INPUT:Ø1

I						0
N						U
P	Α	$\mathbb{B}$	C	D	${f E}$	$\mathbf{T}$
U	Α	$\mathbb{B}$	C	D	$\mathbf{E}$	P
$\mathbf{T}$	Α	$\mathbb{B}$	. C	D	$\mathbf{E}$	${ m T}$

ØØ: øø:

Since the network was not recompiled all outputs start with their last value.

THE CIRCUIT HAS NOT REACHED A STABLE STATE


After five update cycles no stable state was reached.

The next example is the design of a two bit fulladder. First a one bit full-adder will be simulated then the modification to a two bit adder. Figure 5-4a is the basic full-adder and Figure 5-4b is how two such fulladder blocks are put together to form the circuit.

:NEW CLEAR MEMORY ? YES

New network to be feed to DLS.

# Full-Adder Circuit






Figure 5-4

:1000 .INPUT. INA, INB, INC

:2000 .EXOR/2. INA, INB, YA

:2001 . EXOR/2. INC, YA, SUMA

2002 .AND/2. INC,YA,ZA

:2003 .AND/2. INA, INB, XA

:2004 .OR/2. XA,ZA,OUTC

:3000 .PRINT. INC, INB, INA, SUMA, OUTC

:4000 .END.

### :COMP

.INPUT. INA, INB, INC

.EXOR/2. INA, INB, YA

.EXOR/2. INC, YA, SUMA

.AND/2. INC.YA.ZA

.AND/2. INA.INB.XA

.OR/2. XA,ZA,OUTC

.PRINT. INC, INB, INA, SUMA, OUTC

.END.

 $AND/2 = \emptyset2$ 

 $OR/2 = \emptyset1$ 

 $EXOR/2=\emptyset2$ 

### :FANOUT

INA :Ø2

INB :Ø2

INC :Ø2

YA :Ø2

SUMA : ØØ

ZA :Ø1

XA :Ø1

OUTC :ØØ

Describe the basic full adder.

Test the first design stage.

### : EXEC

# OF TIME UNITS PER PULSE =  $\underline{10}$ # OF TEST INPUTS =  $\underline{8}$ TRACE =  $\underline{NO}$ X-PASS = YES

INA : 01010101INB : 0011001INC : 0000111

There are 2<sup>n</sup> posible test patterns where n equals the number of inputs.

S O
I I I U U
N N N M T
C B A A C

ØØ: Ø Ø Ø Ø Ø
Ø1: Ø Ø 1 1 Ø

 ØØ:
 Ø
 Ø
 Ø
 Ø
 Ø
 Ø
 Ø
 Ø
 Ø
 Ø
 Ø
 Ø
 Ø
 Ø
 Ø
 Ø
 Ø
 Ø
 Ø
 Ø
 Ø
 Ø
 Ø
 Ø
 Ø
 Ø
 Ø
 Ø
 Ø
 Ø
 Ø
 Ø
 Ø
 Ø
 Ø
 Ø
 Ø
 Ø
 Ø
 Ø
 Ø
 Ø
 Ø
 Ø
 Ø
 Ø
 Ø
 Ø
 Ø
 Ø
 Ø
 Ø
 Ø
 Ø
 Ø
 Ø
 Ø
 Ø
 Ø
 Ø
 Ø
 Ø
 Ø
 Ø
 Ø
 Ø
 Ø
 Ø
 Ø
 Ø
 Ø
 Ø
 Ø
 Ø
 Ø
 Ø
 Ø
 Ø
 Ø
 Ø
 Ø
 Ø
 Ø
 Ø
 Ø
 Ø
 Ø
 Ø
 Ø
 Ø
 Ø
 Ø
 Ø
 Ø
 Ø
 Ø
 Ø
 Ø
 Ø
 Ø
 Ø
 Ø
 Ø
 Ø
 Ø
 Ø
 Ø
 Ø
 Ø
 Ø
 Ø
 Ø
 Ø
 Ø
 Ø
 Ø
 Ø
 Ø

Everything checks out.

:1000 .INPUT. INA, INAA, INB, INBB, INC

Modify the description for the second stage.

:3000 .EXOR/2. INAA, INBB, YAA

:3ØØ1 .EXOR/2. OUTC, YAA, SUMAA

:3002 .AND/2. OUTC, YAA, ZAA

:3003 .AND/2. INAA, INBB, XAA

:3004 .OR/2. XAA,ZAA,OUTCC

:4000 .PRINT. INC, INBB, INB, INAA, INA, OUTCC, SUMAA, SUMA

:5000 .END.

### :COMP

```
.INPUT. INA, INAA, INB, INBB, INC
```

.EXOR/2. INA, INB, YA

.EXOR/2. INC.YA.SUMA

.AND/2. INC,YA,ZA

.AND/2. INA, INB, XA

.OR/2. XA,ZA,OUTC

.EXOR/2. INAA, INBB, YAA

.EXOR/2. OUTC, YAA, SUMAA

.AND/2. OUTC, YAA, ZAA

.AND/2. INAA, INBB, XAA

.OR/2. XAA,ZAA,OUTCC

.PRINT. INC, INBB, INB, INAA, INA, OUTCC, SUMAA, SUMA

.END.

 $AND/2 = \emptyset4$ 

 $OR/2 = \emptyset2$ 

 $EXOR/2=\emptyset4$ 

### :EXEC

# OF TIME UNITS PER PULSE =  $\underline{2} \not = \underline{0}$ # OF TEST INPUTS =  $\underline{32}$ TRACE =  $\underline{NO}$ X-PASS = YES

INA :Ø1Ø1Ø1Ø1Ø1Ø1Ø1Ø1Ø1Ø1Ø1Ø1Ø1Ø1Ø1Ø1

INAA :ØØ11ØØ11ØØ11ØØ11ØØ11ØØ11ØØ11

INBB : ØØØØØØØØ111111111ØØØØØØØØ111111111

32 possible test patterns.

	INBB - ØØØØØØØ 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	INB-ØØØØ1111ØØØØ11	INAA - ØØ11ØØ11ØØ11ØØ11ØØ11ØØ11ØØ11	INA-Ø1Ø1Ø1Ø1Ø1	OUTCC - ØØØØØØØ 1 ØØ 1 1 Ø 1	SUMAA - ØØ11Ø11Ø11	SUMA - Ø1 Ø 1 1 Ø 1 Ø Ø 1 Ø 1 1 Ø	- === -
Ø Ø Ø Ø Ø Ø Ø Ø Ø Ø Ø Ø Ø Ø Ø Ø Ø Ø Ø	Ø Ø Ø Ø 1 1 1 1 0 Ø Ø Ø 1 1 1 1 1 0 Ø Ø Ø 1 1 1 1		1 8 8 1 1 8 8 1 1 1 8 8 1 1 1 8 8 1 1 1	Ø1Ø1Ø1Ø1Ø1Ø1Ø1Ø1Ø1Ø1Ø1Ø1Ø1Ø1	QQQQQQQ1QQ11Q111QQQ11QQ111Q111111	ØØ11Ø11Ø11ØØ1ØØ1Ø01011Ø11ØØ1ØØ1ØØ1	Ø1Ø11Ø1ØØ1Ø11Ø1Ø1Ø01Ø11Ø1	

The modified circuit works fine.

The next example shows how the use of the initial condition aids in the circuit analysis. Figure 5-5 is anasynchronous finite state machine to be simulated.

### Asynchronous Finite State Machine




Figure 5-5

### CLEAR MEMORY ?YES

:1000 INPUT. AAA,BBB

:2000.AND/2. AAA,BBB,CCC

:3000 .AND/2. BBB,OUT,DDD

44ØØØ .OR/2. CCC,DDD,OUT

:5000 .PRINT. AAA, BBB, CCC, DDD, OUT

:6ØØØ .END.

### :COMP

.INPUT. AAA, BBB

.AND/2. AAA, BBB, CCC

.AND/2. BBB,OUT,DDD

.OR/2. CCC,DDD,OUT

.PRINT. AAA, BBB, CCC, DDD, OUT

.END.

New circuit for DLS to simulate.

 $AND/2 = \emptyset 2$   $OR/2 = \emptyset 1$ 

### :EXEC

# OF TIME UNITS PER PULSE =  $\underline{10}$ # OF TEST INPUTS =  $\underline{4}$ TRACE =  $\underline{N0}$ X-PASS = YES

AAA :Ø1ØØ BBB :111Ø

A B C D O
A B C D U
A B C D T

 ØØ:
 Ø
 1
 Ø
 X
 X

 Ø1:
 1
 1
 1
 1
 1
 1

 Ø2:
 Ø
 1
 Ø
 1
 1
 1

 Ø3:
 Ø
 Ø
 Ø
 Ø
 Ø

OUT starts in the unknown state.

:4 $\emptyset$  $\emptyset$  .OR/2. CCC,DDD,OUT IC= $\emptyset$ :COMP

.INPUT. AAA,BBB

.AND/2. AAA,BBB,CCC

.AND/2. BBB,OUT,DDD

.OR/2. CCC,DDD,OUT IC=Ø

.PRINT. AAA, BBB, CCC, DDD, OUT

.END.

 $AND/2 = \emptyset 2$   $OR/2 = \emptyset 1$ 

See what happens with OUT having a initial value.

### : EXEC

```
# OF TIME UNITS PER PULSE = \underline{10}
# OF TEST INPUTS = \underline{4}
TRACE = \underline{NO}
X-PASS = \underline{YES}
```

AAA :Ø1ØØ BBB :111Ø


Run through the same test pattern.


A B C D O
A B C D U
A B C D T

99: 9 1 9 9 9 91: 1 1 1 1 1 92: 9 1 9 1 1 93: 9 9 9 9 9 This time all is well.

The final example is another asynchronous finite state machine, this time with two possible hazards. The first problem is the need for a initial condition on the output and the second problem is that there exists a race condition in the feedback path of the circuit. Figure 5-6a is the basic circuit which has the two possible hazard conditions in it. Figure 5-6b is the modified circuit which has introduced into the feedback path a delay which should eliminate one of the hazards.

# Circuit with Race Condition





:NEW

CLEAR MEMORY ?YES

:1000 .INPUT. AAA,BBB

:2000 .NAND/2. BBB,BBB,BBN

:3000 .AND/2. AAA,BBN,CCC

:4000 .AND/2. AAA,OUT,DDD

:5000 .AND/2. BBB,OUT,DDD

:6ØØØ .OR/4. Ø,CCC,DDD,EEE,OUT

:7000 .PRINT. AAA, BBB, OUT

:8ØØØ .END.

:RESEQ

:LIST

ØØØØ .INPUT. AAA.BBB

ØØ1Ø .NAND/2. BBB.BBB.BBN

ØØ2Ø .AND/2. AAA,BBN,CCC

ØØ3Ø .AND/2. AAA,OUT,DDD

ØØ4Ø .AND/2. BBB,OUT,EEE

 $\emptyset$  %5 Ø .OR/2. Ø ,CCC ,DDD ,EEE ,OUT

ØØ6Ø .PRINT. AAA,BBB,OUT

 $\phi\phi7\phi$  .END.

: COMP

.INPUT. AAA, BBB

.NAND/2. BBB,BBB,BBN

.AND/2. AAA,BBN,CCC

.AND/2. AAA,OUT,DDD

.AND/2. BBB,OUT, EEE

.OR/2. Ø.CCC.DDD.EEE.OUT

.PRINT. AAA, BBB, OUT

.END.

New circuit to be simulated.

Issue the resequence command. Then print the program.

Compile the network.

```
NAND/2 = \emptyset1
AND/2 = \emptyset3
OR/4
       =\emptyset1
:EXEC
                                             Execute the program
                                             and find the hazards.
# OF TIME UNITS PER PULSE = 10
# OF TEST INPUTS =4
TRACE =NO
X-PASS =YES
     Α
       \mathbb{B}
           0
        В
     Α
           U
       \mathbb B
ØØ:
        1 X
Ø1:
           1
           1
               THE CIRCUIT IS OSCILLATING
Ø3:
       Ø
            Ø
                                            There are two problems
                                            to be corrected.
:ØØ3Ø .AND/2. AAA,DELAY,DDD
娨4Ø .AND/2. BBB, DELAY, EEE
:ØØ45 .AND/2. OUT,OUT,DELAY
                Ø,CCC,DDD,EEE
∮Ø5Ø .OR/2.
                                   IC=Ø
:COMP
                                            Recompile the
                                            corrected network.
.INPUT. AAA, BBB
.NAND/2. BBB,BBB,BBN
.AND/2. AAA,BBN,CCC
.AND/2. AAA, DELAY, DDD
.AND/2. BBB, BELAY, EEE
.AND/2. OUT, OUT, DELAY
.OR/2. Ø.CCC,DDD,EEE,OUT
                                 IC = \emptyset
.PRINT. AAA, BBB, OUT
```

.END.

 $NAND/2 = \emptyset 1$   $AND/2 = \emptyset 4$   $OR/2 = \emptyset 1$ 

# :EXEC

# OF TIME UNITS PER PULSE =  $\underline{10}$ # OF TEST INPUTS =  $\underline{8}$ TRACE =  $\underline{N0}$ X-PASS =  $\underline{YES}$ 

AAA :ØØ1111ØØ BBB :Ø1Ø11Ø1Ø

> A B O A B U A B T

 ØØ:
 Ø
 Ø
 Ø

 ØØ:
 Ø
 1
 Ø

 Ø2:
 1
 Ø
 1

 Ø3:
 1
 1
 1

 Ø4:
 1
 1
 1

 Ø5:
 1
 Ø
 1

 Ø6:
 Ø
 1
 1

 Ø7:
 Ø
 Ø
 Ø

The two possible hazards have been eliminated.

#### CHAPTER 6

#### CONCLUSION

### 6.1 A Few Last Words.

With the use of DLS it is now possible for a digital circuit designer to debug most, if not all of his digital designs in a matter of minutes. The designer also has the satisfaction that the logic is correct and that he now can concentrate on hardware connection and failure errors.

The DLS program has proven beneficial to the logic designer in several cases, including the following.

- 1) The simulator saves money by correcting design errors before the hardware is fabricated.
- 2) The simulator saves time by permitting redesign prior to fabrication.
- 3) The computer listing serves as documentation of the actual design.
- 4) The simulator aids in debugging of the hardware by supplying accurate timing diagrams to which the waveforms monitored in the system can be compared.
- 5) By requiring the designer to describe his work in detail, the designer is made more aware of the design techniques and any redundancies he may be prone to use.

- 6) By providing accounting statistics of each type of element and loading of each element, the program aids the designer in making selections of assignments and card types for the building of the hardware.
- 7) The computer listings expedite the checking of the circuit after the hardware is built by limiting the number of causes of errors to be checked.
- 8) The computer outputs allow the designer to see many signals at one time, as opposed to a few at a time, as would be the case when limited by available traces on oscilloscopes.
- 9) Often the design will lend itself to the case where the number of inputs is small and all combinations and permutations of the inputs can be created by the computer and the design totally checked. Usually in a hardware setup only a limited number of inputs can be checked:
- 10) The timing diagrams when sampled at "gate" times will often show logic spikes in hard copy as opposed to the small time duration of a spike on a scope.

#### BIBLIOGRAPHY

- Breuer, Melvin A., <u>Design Automation of Digital Systems</u>. New Jersey: Prentice-Hall, Inc., 1972
- Breuer, Melvin A., <u>Digital System Design Automation</u>. California: Computer Science Press, Inc., 1975
- Breuer, Melvin A., "Recent Developments in Design Automation,".
  Computer, May/June 1972, pp. 23-35
- Chu, Yaohan, Computer Organization and Microprogramming. New Jersey: Prentice-Hall, Inc., 1972
- Chu, Yaohan, Introduction to Computer Organization. New Jersey: Prentice-Hall, Inc., 1970
- Flomenhoft, Mark J., and Csencsits, Brenda m., "A Minicomputer-Based Logic Circuit Fault Simulator," ACM Sigda Newsletter, Vol. 4, No. 3, 1974, pp. 15-19
- Hartenstein, Reiner W., Fundamentals of Structured Hardware Design. New York: North Holland Publishing Company, 1977
- Jephson, J. S., McQuarrie, R. P., and Vogelsberg, R. E.,
  "A Three-Value Computer Design Verification System,"

  IBM System Journal, Vol. 8, No. 3, 1969, pp. 178-189
- Kahn, Hilary J., and May, J. W. R., "The Using of Logic Simulation in the Design of a Large Computer System," The Radio and Electronic Engineer, Vol. 43, No. 8, 1978
- Osborne, Adam, <u>8080 Programming For Logic Design</u>.
  California: Adam Osborne and Associates, Inc., 1976
- Ulrich, E.G., and Baker, T., "Concurrent Simulation of Nearly Identical Digital Networks," <a href="Computer">Computer</a>, April 1974, pp.39-44
- Yoeli, Michael, and Rinon, Shlomo, "Application of Ternary Algebra to the Study of Static Hazards," Journal of the Association for Computing Machinery, Vol. 11, No. 1, 1964, pp. 84-97