Articles via Databases
Articles via Journals
Online Catalog
E-books
Research & Information Literacy
Interlibrary loan
Theses & Dissertations
Collections
Policies
Services
About / Contact Us
Administration
Littman Architecture Library
This site will be removed in January 2019, please change your bookmarks.
This page will redirect to https://digitalcommons.njit.edu/theses/597 in 5 seconds

The New Jersey Institute of Technology's
Electronic Theses & Dissertations Project

Title: VLSI design of stability routing protocol for sensors in wireless mobile ad-hoc networks
Author: Mandava, Vishnu M.
View Online: njit-etd2003-007
(x, 62 pages ~ 7.1 MB pdf)
Department: Department of Electrical and Computer Engineering
Degree: Master of Science
Program: Electrical Engineering
Document Type: Thesis
Advisory Committee: Misra, Durgamadhab (Committee chair)
Zakrevski, Lev A. (Committee member)
Papavassiliou, Symeon (Committee member)
Date: 2003-01
Keywords: Stability routing protocol
Mobile ad-hoc networks
Availability: Unrestricted
Abstract:

This thesis gives a detailed description of the Application specific integrated circuit (ASIC) design of Stability routing protocol for sensors in mobile ad-hoc networks. The Stability routing protocol is based on the signal strength and position components during data transmission while considering sensors in an ad-hoc network. A general ad-hoc network has unpredictable and variable mobility patterns therefore the signal strength criteria is adopted for routing. Signal strength criteria has been proved to be efficient for communication between the mobile nodes without any data loss. In this thesis an architecture for a processor implementing stability routing protocol for effective communication has been designed. The processor detects the alert signal from the sensor network and sends an emergency signal to all the other nodes in the network. Apart form sending the emergency signal the processor also sends the position and velocity components of its own node to all the other nodes in the network. The other functionality of the processor is whenever the processor receives data from another node it updates the information and sends that information to the destination node. A VHDL model for this architecture was developed, a selected set of specific conditions are evaluated through simulation. VHDL simulation validates the functionality of the architecture. This model was synthesized and the place and route was done using cadence tools.


If you have any questions please contact the ETD Team, libetd@njit.edu.

 
ETD Information
Digital Commons @ NJIT
Theses and DIssertations
ETD Policies & Procedures
ETD FAQ's
ETD home

Request a Scan
NDLTD

NJIT's ETD project was given an ACRL/NJ Technology Innovation Honorable Mention Award in spring 2003